OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [Documents/] [CPU Instruction Set_files/] [sheet002.htm] - Blame information for rev 311

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 311 jshamlet
<html xmlns:v="urn:schemas-microsoft-com:vml"
2
xmlns:o="urn:schemas-microsoft-com:office:office"
3 241 jshamlet
xmlns:x="urn:schemas-microsoft-com:office:excel"
4
xmlns="http://www.w3.org/TR/REC-html40">
5
 
6
<head>
7
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
8
<meta name=ProgId content=Excel.Sheet>
9
<meta name=Generator content="Microsoft Excel 12">
10
<link id=Main-File rel=Main-File href="../CPU%20Instruction%20Set.htm">
11
<link rel=File-List href=filelist.xml>
12
<link rel=Stylesheet href=stylesheet.css>
13
<style>
14
<!--table
15
        {mso-displayed-decimal-separator:"\.";
16
        mso-displayed-thousand-separator:"\,";}
17
@page
18
        {margin:.75in .7in .75in .7in;
19
        mso-header-margin:.3in;
20
        mso-footer-margin:.3in;}
21
-->
22
</style>
23
<![if !supportTabStrip]><script language="JavaScript">
24
<!--
25
function fnUpdateTabs()
26
 {
27
  if (parent.window.g_iIEVer>=4) {
28
   if (parent.document.readyState=="complete"
29
    && parent.frames['frTabs'].document.readyState=="complete")
30
   parent.fnSetActiveSheet(1);
31
  else
32
   window.setTimeout("fnUpdateTabs();",150);
33
 }
34
}
35
 
36
if (window.name!="frSheet")
37
 window.location.replace("../CPU%20Instruction%20Set.htm");
38
else
39
 fnUpdateTabs();
40
//-->
41
</script>
42
<![endif]>
43
</head>
44
 
45
<body link=blue vlink=purple>
46
 
47
<table border=0 cellpadding=0 cellspacing=0 width=1242 style='border-collapse:
48
 collapse;table-layout:fixed;width:932pt'>
49
 <col width=185 style='mso-width-source:userset;mso-width-alt:6765;width:139pt'>
50
 <col width=103 style='mso-width-source:userset;mso-width-alt:3766;width:77pt'>
51
 <col class=xl67 width=61 style='mso-width-source:userset;mso-width-alt:2230;
52
 width:46pt'>
53
 <col class=xl68 width=893 style='mso-width-source:userset;mso-width-alt:32658;
54
 width:670pt'>
55 272 jshamlet
 <tr height=35 style='height:26.25pt'>
56
  <td height=35 width=185 style='height:26.25pt;width:139pt'></td>
57 241 jshamlet
  <td width=103 style='width:77pt'></td>
58 272 jshamlet
  <td class=xl107 colspan=2 width=954 style='mso-ignore:colspan;width:716pt'>Open8
59 241 jshamlet
  CPU Core Generics</td>
60
 </tr>
61
 <tr height=20 style='height:15.0pt'>
62
  <td height=20 colspan=2 style='height:15.0pt;mso-ignore:colspan'></td>
63
  <td class=xl67></td>
64
  <td class=xl68></td>
65
 </tr>
66
 <tr height=20 style='height:15.0pt'>
67
  <td height=20 class=xl69 style='height:15.0pt'>Option</td>
68
  <td class=xl69>Argument Type</td>
69
  <td class=xl70>Default</td>
70
  <td class=xl72 width=893 style='width:670pt'>Description</td>
71
 </tr>
72
 <tr height=20 style='height:15.0pt'>
73
  <td height=20 class=xl76 style='height:15.0pt;border-top:none'>Program_Start_Addr</td>
74
  <td class=xl76 style='border-top:none;border-left:none'>16-bit Address</td>
75
  <td class=xl103 style='border-top:none;border-left:none'>x&quot;0000&quot;</td>
76
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Initial
77
  program counter location</td>
78
 </tr>
79
 <tr height=20 style='height:15.0pt'>
80
  <td height=20 class=xl73 style='height:15.0pt;border-top:none'>ISR_Start_Addr</td>
81
  <td class=xl73 style='border-top:none;border-left:none'>16-bit Address</td>
82
  <td class=xl74 style='border-top:none;border-left:none'>x&quot;FFF0&quot;</td>
83
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Sets
84
  the initial location of the interrupt vector table</td>
85
 </tr>
86
 <tr height=20 style='height:15.0pt'>
87
  <td height=20 class=xl76 style='height:15.0pt;border-top:none'>Stack_Start_Addr</td>
88
  <td class=xl76 style='border-top:none;border-left:none'>16-bit Address</td>
89
  <td class=xl103 style='border-top:none;border-left:none'>x&quot;03FF&quot;</td>
90
  <td class=xl78 width=893 style='border-top:none;border-left:none;width:670pt'>Initial
91
  location of the CPU Stack - Must be located in accessible RAM</td>
92
 </tr>
93
 <tr height=40 style='height:30.0pt'>
94
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>Allow_Stack_Address_Move</td>
95
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
96
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
97
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
98
  false, the RSP instruction will reset the stack pointer to
99
  &quot;Stack_Start_Addr&quot; by default. If true, the RSP instruction will
100
  either allow the stack pointer to be loaded from R1:R0 or copied to R1:R0
101 272 jshamlet
  depending on the status of the PSR_GP4 flag.</td>
102 241 jshamlet
 </tr>
103
 <tr height=80 style='height:60.0pt'>
104 272 jshamlet
  <td height=80 class=xl108 style='height:60.0pt;border-top:none'>Enable_Auto_Increment</td>
105
  <td class=xl108 style='border-top:none;border-left:none'>Boolean</td>
106
  <td class=xl109 style='border-top:none;border-left:none'>FALSE</td>
107
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>If
108 241 jshamlet
  true, indexed instructions such as LDX, LDO, STX, STO will automatically
109
  increment if an odd register is specified. The effect is similar to a normal
110
  indexed instruction followed by an UPP instruction on the same register pair.
111
  For example, LDX R5 (or LDX R4++) will result in R0 getting the data stored
112
  at the address specified by R5:R4. Afterwards, the register pair R5:R4 will
113
  be incremented by 1. If false, specifying either register in a register pair
114
  will result in normal behavior.</td>
115
 </tr>
116
 <tr height=40 style='height:30.0pt'>
117 272 jshamlet
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>BRK_Implements_WAI</td>
118
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
119
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
120
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
121 241 jshamlet
  true, the BRK instruction will cause the processor to halt as if an INT
122
  instruction was executed, but without triggering an interrupt. This is useful
123
  for pausing the CPU until an interrupt occurs. If false, the BRK instruction
124
  simply causes the CPU to execute 5 NOP cycles.</td>
125
 </tr>
126
 <tr height=20 style='height:15.0pt'>
127 272 jshamlet
  <td height=20 class=xl108 style='height:15.0pt;border-top:none'>Enable_NMI</td>
128
  <td class=xl108 style='border-top:none;border-left:none'>Boolean</td>
129
  <td class=xl109 style='border-top:none;border-left:none'>TRUE</td>
130
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>Forces
131 241 jshamlet
  bit 0 of the Interrupt Mask to 1, causing Interrupt 0 to be non-maskable.</td>
132
 </tr>
133
 <tr height=40 style='height:30.0pt'>
134 272 jshamlet
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>Sequential_Interrupts</td>
135
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
136
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
137
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Prohibits
138 241 jshamlet
  interrupts from initiating an ISR if the I-bit is set, making ISRs
139
  sequential. This potentially blocks interrupt priority by allowing a lower
140
  level interrupt to block a higher level interrupt. This can be fixed by
141
  clearing the I-bit in interruptable ISRs.</td>
142
 </tr>
143
 <tr height=40 style='height:30.0pt'>
144 272 jshamlet
  <td height=40 class=xl108 style='height:30.0pt;border-top:none'>RTI_Ignores_GP_Flags</td>
145
  <td class=xl108 style='border-top:none;border-left:none'>Boolean</td>
146
  <td class=xl109 style='border-top:none;border-left:none'>FALSE</td>
147
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>If
148 241 jshamlet
  set, preserves the general purpose flags GP_PSR4 to GP_PSR7 on ISR exit,
149
  allowing them to be persistently set by interrupts. The lower four flag bits
150
  are always restored.</td>
151
 </tr>
152 272 jshamlet
 <tr height=40 style='height:30.0pt'>
153
  <td height=40 class=xl73 style='height:30.0pt;border-top:none'>Supervisor_Mode</td>
154
  <td class=xl73 style='border-top:none;border-left:none'>Boolean</td>
155
  <td class=xl74 style='border-top:none;border-left:none'>FALSE</td>
156
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>If
157
  set to true, enables restrictions on RSP, CLP/STP, and SMSK where they only
158
  can alter internal registers if the I bit is set. Also initializes the CPU to
159
  start with the I-bit set. If set to false, there are no restrictions on these
160
  instructions.</td>
161
 </tr>
162 241 jshamlet
 <tr height=20 style='height:15.0pt'>
163 272 jshamlet
  <td height=20 class=xl108 style='height:15.0pt;border-top:none'>Unsigned_Index_Offsets</td>
164
  <td class=xl108 style='border-top:none;border-left:none'>Boolean</td>
165
  <td class=xl109 style='border-top:none;border-left:none'>FALSE</td>
166
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>Determines
167
  whether the offset calculation for LDO/STO is signed or unsigned. Default
168
  behavior is signed.</td>
169
 </tr>
170 311 jshamlet
 <tr height=40 style='height:30.0pt'>
171
  <td height=40 class=xl108 style='height:30.0pt;border-top:none'>Rotate_Ignores_Carry</td>
172
  <td class=xl108 style='border-top:none;border-left:none'>Boolean</td>
173
  <td class=xl109 style='border-top:none;border-left:none'>FALSE</td>
174
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>By
175
  default, the V8 uRISC processor included the carry in rotations, making them
176
  effectively 9-bit rotations. This generic modifies the ALU such that the
177
  rotations work as classically defined and do NOT involve, or alter, the carry
178
  bit.</td>
179
 </tr>
180 272 jshamlet
 <tr height=20 style='height:15.0pt'>
181
  <td height=20 class=xl73 style='height:15.0pt;border-top:none'>Default_Interrupt_Mask</td>
182
  <td class=xl73 style='border-top:none;border-left:none'>8-bit Data</td>
183
  <td class=xl74 style='border-top:none;border-left:none'>x&quot;FF&quot;</td>
184
  <td class=xl75 width=893 style='border-top:none;border-left:none;width:670pt'>Sets
185 241 jshamlet
  the initial interrupt mask (note that bit 0 is ignored, as this is the NMI)</td>
186
 </tr>
187
 <tr height=20 style='height:15.0pt'>
188 272 jshamlet
  <td height=20 class=xl108 style='height:15.0pt;border-top:none'>Clock_Frequency</td>
189
  <td class=xl108 style='border-top:none;border-left:none'>Real</td>
190
  <td class=xl109 style='border-top:none;border-left:none'>-</td>
191
  <td class=xl110 width=893 style='border-top:none;border-left:none;width:670pt'>Clock
192 241 jshamlet
  frequency in Hz of the CPU clock. Used to configure the 1Mhz/1uSec tick pulse</td>
193
 </tr>
194
 <![if supportMisalignedColumns]>
195
 <tr height=0 style='display:none'>
196
  <td width=185 style='width:139pt'></td>
197
  <td width=103 style='width:77pt'></td>
198
  <td width=61 style='width:46pt'></td>
199
  <td width=893 style='width:670pt'></td>
200
 </tr>
201
 <![endif]>
202
</table>
203
 
204
</body>
205
 
206
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.