Subversion Repositories openarty

///////////////////////////////////////////////////////////////////////////

//

// Filename:    wbspiflash.v

//

// Project:     Wishbone Controlled Quad SPI Flash Controller

//

// Purpose:     Access a Quad SPI flash via a WISHBONE interface.  This

//              includes both read and write (and erase) commands to the SPI

//              flash.  All read/write commands are accomplished using the

//              high speed (4-bit) interface.  Further, the device will be

//              left/kept in the 4-bit read interface mode between accesses,

//              for a minimum read latency.

//

//      Wishbone Registers (See spec sheet for more detail):

//      0: local config(r) / erase commands(w) / deep power down cmds / etc.

//      R: (Write in Progress), (dirty-block), (spi_port_busy), 1'b0, 9'h00,

//              { last_erased_sector, 14'h00 } if (WIP)

//              else { current_sector_being_erased, 14'h00 }

//              current if write in progress, last if written

//      W: (1'b1 to erase), (12'h ignored), next_erased_block, 14'h ignored)

//      1: Configuration register

//      2: Status register (R/w)

//      3: Read ID (read only)

//      (19 bits): Data (R/w, but expect writes to take a while)

//              

//

// Creator:     Dan Gisselquist, Ph.D.

//              Gisselquist Technology, LLC

//

///////////////////////////////////////////////////////////////////////////

//

// Copyright (C) 2015-2016, Gisselquist Technology, LLC

//

// This program is free software (firmware): you can redistribute it and/or

// modify it under the terms of  the GNU General Public License as published

// by the Free Software Foundation, either version 3 of the License, or (at

// your option) any later version.

//

// This program is distributed in the hope that it will be useful, but WITHOUT

// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or

// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License

// for more details.

//

// You should have received a copy of the GNU General Public License along

// with this program.  (It's in the $(ROOT)/doc directory, run make with no

// target there if the PDF file isn't present.)  If not, see

// <http://www.gnu.org/licenses/> for a copy.

//

// License:     GPL, v3, as defined and found on www.gnu.org,

//              http://www.gnu.org/licenses/gpl.html

//

//

///////////////////////////////////////////////////////////////////////////

//

`include "flash_config.v"

//

`define WBQSPI_RESET            0

`define WBQSPI_RESET_QUADMODE   1

`define WBQSPI_IDLE             2

`define WBQSPI_RDIDLE           3       // Idle, but in fast read mode

`define WBQSPI_WBDECODE         4

`define WBQSPI_RD_DUMMY         5

`define WBQSPI_QRD_ADDRESS      6

`define WBQSPI_QRD_DUMMY        7

`define WBQSPI_READ_CMD         8

`define WBQSPI_READ_DATA        9

`define WBQSPI_WAIT_TIL_RDIDLE  10

`define WBQSPI_READ_ID_CMD      11

`define WBQSPI_READ_ID          12

`define WBQSPI_READ_STATUS      13

`define WBQSPI_READ_CONFIG      14

`define WBQSPI_WAIT_TIL_IDLE    15

//

//

`ifndef READ_ONLY

//

`define WBQSPI_WAIT_WIP_CLEAR   16

`define WBQSPI_CHECK_WIP_CLEAR  17

`define WBQSPI_CHECK_WIP_DONE   18

`define WBQSPI_WEN              19

`define WBQSPI_PP               20      // Program page

`define WBQSPI_QPP              21      // Program page, 4 bit mode

`define WBQSPI_WR_DATA          22

`define WBQSPI_WR_BUS_CYCLE     23

`define WBQSPI_WRITE_STATUS     24

`define WBQSPI_WRITE_CONFIG     25

`define WBQSPI_ERASE_WEN        26

`define WBQSPI_ERASE_CMD        27

`define WBQSPI_ERASE_BLOCK      28

`define WBQSPI_CLEAR_STATUS     29

`define WBQSPI_IDLE_CHECK_WIP   30

//

`endif

module  wbqspiflash(i_clk,

                // Internal wishbone connections

                i_wb_cyc, i_wb_data_stb, i_wb_ctrl_stb, i_wb_we,

                i_wb_addr, i_wb_data,

                // Wishbone return values

                o_wb_ack, o_wb_stall, o_wb_data,

                // Quad Spi connections to the external device

                o_qspi_sck, o_qspi_cs_n, o_qspi_mod, o_qspi_dat, i_qspi_dat,

                o_interrupt);

        parameter       ADDRESS_WIDTH=22;

        input                   i_clk;

        // Wishbone, inputs first

        input                   i_wb_cyc, i_wb_data_stb, i_wb_ctrl_stb, i_wb_we;

        input           [(ADDRESS_WIDTH-3):0]    i_wb_addr;

        input           [31:0]   i_wb_data;

        // then outputs

        output  reg             o_wb_ack;

        output  reg             o_wb_stall;

        output  reg     [31:0]   o_wb_data;

        // Quad SPI control wires

        output  wire            o_qspi_sck, o_qspi_cs_n;

        output  wire    [1:0]    o_qspi_mod;

        output  wire    [3:0]    o_qspi_dat;

        input           [3:0]    i_qspi_dat;

        // Interrupt line

        output  reg             o_interrupt;

        // output       wire    [31:0]  o_debug;

        reg             spi_wr, spi_hold, spi_spd, spi_dir;

        reg     [31:0]   spi_in;

        reg     [1:0]    spi_len;

        wire    [31:0]   spi_out;

        wire            spi_valid, spi_busy;

        wire            w_qspi_sck, w_qspi_cs_n;

        wire    [3:0]    w_qspi_dat;

        wire    [1:0]    w_qspi_mod;

        // wire [22:0]  spi_dbg;

        llqspi  lldriver(i_clk,

                        spi_wr, spi_hold, spi_in, spi_len, spi_spd, spi_dir,

                                spi_out, spi_valid, spi_busy,

                        w_qspi_sck, w_qspi_cs_n, w_qspi_mod, w_qspi_dat,

                                i_qspi_dat);

        // Erase status tracking

        reg             write_in_progress, write_protect;

        reg     [(ADDRESS_WIDTH-17):0]   erased_sector;

        reg             dirty_sector;

        initial begin

                write_in_progress = 1'b0;

                erased_sector = 0;

                dirty_sector  = 1'b1;

                write_protect = 1'b1;

        end

        reg     qspi_full_stop;

        always @(posedge i_clk)

                qspi_full_stop <= ((~spi_busy)&&(o_qspi_cs_n)&&(~spi_wr));

        reg     [7:0]    last_status;

        reg             quad_mode_enabled;

        reg             spif_cmd, spif_override, wr_same_row, pipeline_read;

        reg     [(ADDRESS_WIDTH-3):0]    spif_addr;

        reg     [31:0]   spif_data;

        reg     [5:0]    state;

        reg             spif_ctrl, spif_req;

        wire    [(ADDRESS_WIDTH-17):0]   spif_sector;

        assign  spif_sector = spif_addr[(ADDRESS_WIDTH-3):14];

        // assign       o_debug = { spi_wr, spi_spd, spi_hold, state, spi_dbg };

        initial state = `WBQSPI_RESET;

        initial o_wb_ack   = 1'b0;

        initial o_wb_stall = 1'b1;

        initial spi_wr     = 1'b0;

        initial spi_len    = 2'b00;

        initial quad_mode_enabled = 1'b0;

        initial o_interrupt = 1'b0;

        always @(posedge i_clk)

        begin

        spif_override <= 1'b0;

        if (state == `WBQSPI_RESET)

        begin

                // From a reset, we should

                //      Enable the Quad I/O mode

                //      Disable the Write protection bits in the status register

                //      Chip should already be up and running, so we can start

                //      immediately ....

                o_wb_ack <= 1'b0;

                o_wb_stall <= 1'b1;

                spi_wr   <= 1'b0;

                spi_hold <= 1'b0;

                spi_spd  <= 1'b0;

                spi_dir  <= 1'b0;

                last_status <= 8'h00;

                state <= `WBQSPI_RESET_QUADMODE;

                spif_req <= 1'b0;

                spif_override <= 1'b1;

                last_status <= 8'hfc; //

                        // This guarantees that we aren't starting in quad

                        // I/O mode, where the FPGA configuration scripts may

                        // have left us.

        end else if (state == `WBQSPI_RESET_QUADMODE)

        begin

                // Okay, so here's the problem: we don't know whether or not

                // the Xilinx loader started us up in Quad Read I/O idle mode.

                // So, thus we need to 

                // Not ready to handle the bus yet, so stall any requests

                o_wb_ack   <= 1'b0;

                o_wb_stall <= 1'b1;

                // Do something ...

                if (last_status == 8'h00)

                begin

                        spif_override <= 1'b0;

                        state <= `WBQSPI_IDLE;

                end else begin

                        last_status <= last_status - 8'h1;

                        spif_override <= 1'b1;

                        spif_cmd  <= last_status[3]; // Toggle CS_n

                        spif_ctrl <= last_status[0]; // Toggle clock too

                end

        end else if (state == `WBQSPI_IDLE)

        begin

                o_interrupt <= 1'b0;

                o_wb_stall <= 1'b0;

                o_wb_ack <= 1'b0;

                spif_cmd   <= i_wb_we;

                spif_addr  <= i_wb_addr;

                spif_data  <= i_wb_data;

                spif_ctrl  <= (i_wb_ctrl_stb)&&(~i_wb_data_stb);

                spif_req   <= (i_wb_ctrl_stb)||(i_wb_data_stb);

                spi_wr <= 1'b0; // Keep the port idle, unless told otherwise

                spi_hold <= 1'b0;

                spi_spd  <= 1'b0;

                spi_dir <= 1'b0; // Write (for now, 'cause of cmd)

                //

                if ((i_wb_data_stb)&&(~i_wb_we)&&(~write_in_progress))

                begin // Read access, normal mode(s)

                        o_wb_ack   <= 1'b0;

                        o_wb_stall <= 1'b1;

                        spi_wr     <= 1'b1;     // Write cmd to device

                        spi_len    <= 2'b11;

                        if (quad_mode_enabled)

                        begin

                                // spi_in <= { 8'heb, bus_address };

                                state <= `WBQSPI_QRD_ADDRESS;

                        end else begin

                                //spi_in <= { 8'h0b, bus_address };

                                state <= `WBQSPI_RD_DUMMY;

                        end

                end else if((i_wb_ctrl_stb)&&(~i_wb_we)&&(i_wb_addr[1:0] == 2'b00))

                begin

                        // A local read that doesn't touch the device, so leave

                        // the device in its current state

                        o_wb_stall <= 1'b0;

                        o_wb_ack <= 1'b1;

                        o_wb_data <= { write_in_progress,

                                        dirty_sector, spi_busy,

                                        ~write_protect,

                                        quad_mode_enabled,

                                        {(29-ADDRESS_WIDTH){1'b0}},

                                        erased_sector, 14'h000 };

                end else if ((i_wb_ctrl_stb)||(i_wb_data_stb))

                begin // Need to release the device from quad mode for all else

                        o_wb_ack   <= 1'b0;

                        o_wb_stall <= 1'b1;

                        spi_wr <= 1'b0;

                        spi_len <= 2'b11;

                        // spi_in <= 32'h00;

                        state <= `WBQSPI_WBDECODE;

                end

        end else if (state == `WBQSPI_RDIDLE)

        begin

                spi_wr <= 1'b0;

                o_wb_stall <= 1'b0;

                o_wb_ack <= 1'b0;

                spif_cmd   <= i_wb_we;

                spif_addr  <= i_wb_addr;

                spif_data  <= i_wb_data;

                spif_ctrl  <= (i_wb_ctrl_stb)&&(~i_wb_data_stb);

                spif_req   <= (i_wb_ctrl_stb)||(i_wb_data_stb);

                spi_hold <= 1'b0;

                spi_spd<= 1'b1;

                spi_dir <= 1'b0; // Write (for now)

                if ((i_wb_data_stb)&&(~i_wb_we))

                begin // Continue our read ... send the new address / mode

                        o_wb_stall <= 1'b1;

                        spi_wr <= 1'b1;

                        spi_len <= 2'b10; // Write address, but not mode byte

                        // spi_in <= { bus_address, 8'ha0 };

                        state <= `WBQSPI_QRD_DUMMY;

                end else if((i_wb_ctrl_stb)&&(~i_wb_we)&&(i_wb_addr[1:0] == 2'b00))

                begin

                        // A local read that doesn't touch the device, so leave

                        // the device in its current state

                        o_wb_stall <= 1'b0;

                        o_wb_ack <= 1'b1;

                        o_wb_data <= { write_in_progress,

                                        dirty_sector, spi_busy,

                                        ~write_protect,

                                        quad_mode_enabled,

                                        {(29-ADDRESS_WIDTH){1'b0}},

                                        erased_sector, 14'h000 };

                end else if ((i_wb_ctrl_stb)||(i_wb_data_stb))

                begin // Need to release the device from quad mode for all else

                        o_wb_ack   <= 1'b0;

                        o_wb_stall <= 1'b1;

                        spi_wr <= 1'b1;

                        spi_len <= 2'b11;

                        // spi_in <= 32'h00;

                        state <= `WBQSPI_WBDECODE;

                end

        end else if (state == `WBQSPI_WBDECODE)

        begin

                // We were in quad SPI read mode, and had to get out.

                // Now we've got a command (not data read) to read and

                // execute.  Accomplish what we would've done while in the

                // IDLE state here, save only that we don't have to worry

                // about data reads, and we need to operate on a stored

                // version of the bus command

                o_wb_stall <= 1'b1;

                o_wb_ack <= 1'b0;

                spi_wr <= 1'b0; // Keep the port idle, unless told otherwise

                spi_hold <= 1'b0;

                spi_spd <= 1'b0;

                spi_dir <= 1'b0;

                spif_req<= (spif_req) && (i_wb_cyc);

                if (qspi_full_stop) // only in full idle ...

                begin

                        // Data register access

                        if (~spif_ctrl)

                        begin

                                if (spif_cmd) // Request to write a page

                                begin

`ifdef  READ_ONLY

                                        o_wb_ack <= spif_req;

                                        o_wb_stall <= 1'b0;

                                        state <= `WBQSPI_IDLE;

`else

                                        if((~write_protect)&&(~write_in_progress))

                                        begin // 00

                                                spi_wr <= 1'b1;

                                                spi_len <= 2'b00; // 8 bits

                                                // Send a write enable command

                                                // spi_in <= { 8'h06, 24'h00 };

                                                state <= `WBQSPI_WEN;

                                                o_wb_ack <= 1'b0;

                                                o_wb_stall <= 1'b1;

                                        end else if (write_protect)

                                        begin // whether or not write-in_progress ...

                                                // Do nothing on a write protect

                                                // violation

                                                //

                                                o_wb_ack <= spif_req;

                                                o_wb_stall <= 1'b0;

                                                state <= `WBQSPI_IDLE;

                                        end else begin // write is in progress, wait

                                                // for it to complete

                                                state <= `WBQSPI_WAIT_WIP_CLEAR;

                                                o_wb_ack <= 1'b0;

                                                o_wb_stall <= 1'b1;

                                        end

                                // end else if (~write_in_progress) // always true

                                // but ... we wouldn't get here on a normal read access

`endif

                                end else begin

                                        // Something's wrong, we should never

                                        //   get here

                                        // Attempt to go to idle to recover

                                        state <= `WBQSPI_IDLE;

                                end

                        end else if ((spif_ctrl)&&(spif_cmd))

                        begin

`ifdef  READ_ONLY

                                o_wb_ack   <= spif_req;

                                o_wb_stall <= 1'b0;

                                state <= `WBQSPI_IDLE;

`else

                                o_wb_stall <= 1'b1;

                                case(spif_addr[1:0])

                                2'b00: begin // Erase command register

                                        o_wb_ack   <= spif_req;

                                        o_wb_stall <= 1'b0;

                                        state <= `WBQSPI_IDLE;

                                        write_protect <= ~spif_data[28];

                                        // Are we commanding an erase?

                                        // We're in read mode, writes cannot

                                        // be in progress, so ...

                                        if (spif_data[31]) // Command an erase

                                        begin

                                                // Since we're not going back

                                                // to IDLE, we must stall the

                                                // bus here

                                                o_wb_stall <= 1'b1;

                                                spi_wr <= 1'b1;

                                                spi_len <= 2'b00;

                                                // Send a write enable command

                                                // spi_in <= { 8'h06, 24'h00 };

                                                state <= `WBQSPI_ERASE_CMD;

                                        end end

                                2'b01: begin

                                        // Write the configuration register

                                        o_wb_ack <= spif_req;

                                        o_wb_stall <= 1'b1;

                                        // Need to send a write enable command first

                                        spi_wr <= 1'b1;

                                        spi_len <= 2'b00; // 8 bits

                                        // Send a write enable command

                                        // spi_in <= { 8'h06, 24'h00 };

                                        state <= `WBQSPI_WRITE_CONFIG;

                                        end

                                2'b10: begin

                                        // Write the status register

                                        o_wb_ack <= spif_req; // Ack immediately

                                        o_wb_stall <= 1'b1; // Stall other cmds

                                        // Need to send a write enable command first

                                        spi_wr <= 1'b1;

                                        spi_len <= 2'b00; // 8 bits

                                        // Send a write enable command

                                        // spi_in <= { 8'h06, 24'h00 };

                                        state <= `WBQSPI_WRITE_STATUS;

                                        end

                                2'b11: begin // Write the ID register??? makes no sense

                                        o_wb_ack <= spif_req;

                                        o_wb_stall <= 1'b0;

                                        state <= `WBQSPI_IDLE;

                                        end

                                endcase

`endif

                        end else begin // on (~spif_we)

                                case(spif_addr[1:0])

                                2'b00: begin // Read local register

                                        // Nonsense case--would've done this

                                        // already

                                        state <= `WBQSPI_IDLE;

                                        o_wb_ack <= spif_req;

                                        o_wb_stall <= 1'b0;

                                        end

                                2'b01: begin // Read configuration register

                                        state <= `WBQSPI_READ_CONFIG;

                                        spi_wr <= 1'b1;

                                        spi_len <= 2'b01;

                                        // spi_in <= { 8'h35, 24'h00};

                                        o_wb_ack <= 1'b0;

                                        o_wb_stall <= 1'b1;

                                        end

                                2'b10: begin // Read status register

                                        state <= `WBQSPI_READ_STATUS;

                                        spi_wr <= 1'b1;

                                        spi_len <= 2'b01; // 8 bits out, 8 bits in

                                        // spi_in <= { 8'h05, 24'h00};

                                        o_wb_ack <= 1'b0;

                                        o_wb_stall <= 1'b1;

                                        end

                                2'b11: begin // Read ID register

                                        state <= `WBQSPI_READ_ID_CMD;

                                        spi_wr <= 1'b1;

                                        spi_len <= 2'b00;

                                        // spi_in <= { 8'h9f, 24'h00};

                                        o_wb_ack <= 1'b0;

                                        o_wb_stall <= 1'b1;

                                        end

                                endcase

                        end

                end

//

//

//      READ DATA section: for both data and commands

//

        end else if (state == `WBQSPI_RD_DUMMY)

        begin

                o_wb_ack   <= 1'b0;

                o_wb_stall <= 1'b1;

                spi_wr <= 1'b1; // Non-stop

                // Need to read one byte of dummy data,

                // just to consume 8 clocks

                // spi_in <= { 8'h00, 24'h00 };

                spi_len <= 2'b00; // Read 8 bits

                spi_spd <= 1'b0;

                spi_hold <= 1'b0;

                spif_req<= (spif_req) && (i_wb_cyc);

                if ((~spi_busy)&&(~o_qspi_cs_n))

                        // Our command was accepted

                        state <= `WBQSPI_READ_CMD;

        end else if (state == `WBQSPI_QRD_ADDRESS)

        begin

                // We come in here immediately upon issuing a QRD read

                // command (8-bits), but we have to pause to give the

                // address (24-bits) and mode (8-bits) in quad speed.

                o_wb_ack   <= 1'b0;

                o_wb_stall <= 1'b1;

                spi_wr <= 1'b1; // Non-stop

                // spi_in <= { {(24-ADDRESS_WIDTH){1'b0}},

                //              spif_addr[(ADDRESS_WIDTH-3):0], 2'b00, 8'ha0 };

                spi_len <= 2'b10; // Write address, not mode byte

                spi_spd <= 1'b1;

                spi_dir <= 1'b0; // Still writing

                spi_hold <= 1'b0;

                spif_req<= (spif_req) && (i_wb_cyc);

                if ((~spi_busy)&&(spi_spd))

                        // Our command was accepted

                        state <= `WBQSPI_QRD_DUMMY;

        end else if (state == `WBQSPI_QRD_DUMMY)

        begin

                o_wb_ack   <= 1'b0;

                o_wb_stall <= 1'b1;

                spi_wr <= 1'b1; // Non-stop

                // spi_in <= { 8'ha0, 24'h00 }; // Mode byte, then 2 bytes dummy

                spi_len <= 2'b10; // Write 8 bits

                spi_spd <= 1'b1;

                spi_dir <= 1'b0; // Still writing

                spi_hold <= 1'b0;

                spif_req<= (spif_req) && (i_wb_cyc);

                if ((~spi_busy)&&(spi_in[31:28] == 4'ha))

                        // Our command was accepted

                        state <= `WBQSPI_READ_CMD;

        end else if (state == `WBQSPI_READ_CMD)

        begin // Issue our first command to read 32 bits.

                o_wb_ack   <= 1'b0;

                o_wb_stall <= 1'b1;

                spi_wr <= 1'b1;

                // spi_in <= { 8'hff, 24'h00 }; // Empty

                spi_len <= 2'b11; // Read 32 bits

                spi_dir <= 1'b1; // Now reading

                spi_hold <= 1'b0;

                spif_req<= (spif_req) && (i_wb_cyc);

                if ((spi_valid)&&(spi_len == 2'b11))

                        state <= `WBQSPI_READ_DATA;

        end else if (state == `WBQSPI_READ_DATA)

        begin

                // Pipelined read support

                spi_wr <=pipeline_read;

                // spi_in <= 32'h00;

                spi_len <= 2'b11;

                // Don't adjust the speed here, it was set in the setup

                spi_dir <= 1'b1;        // Now we get to read

                // Don't let the device go to idle until the bus cycle ends.

                //      This actually prevents a *really* nasty race condition,

                //      where the strobe comes in after the lower level device

                //      has decided to stop waiting.  The write is then issued,

                //      but no one is listening.  By leaving the device open,

                //      the device is kept in a state where a valid strobe

                //      here will be useful.  Of course, we don't accept

                //      all commands, just reads.  Further, the strobe needs

                //      to be high for two clocks cycles without changing

                //      anything on the bus--one for us to notice it and pull

                //      our head out of the sand, and a second for whoever

                //      owns the bus to realize their command went through.

                spi_hold <= 1'b1;

                spif_req<= (spif_req) && (i_wb_cyc);

                if ((spi_valid)&&(~spi_in[31]))

                begin // Single pulse acknowledge and write data out

                        o_wb_ack <= spif_req;

                        o_wb_stall <= (~spi_wr);

                        // adjust endian-ness to match the PC

                        o_wb_data <= { spi_out[7:0], spi_out[15:8],

                                spi_out[23:16], spi_out[31:24] };

                        state <= (spi_wr)?`WBQSPI_READ_DATA

                                : ((spi_spd) ? `WBQSPI_WAIT_TIL_RDIDLE : `WBQSPI_WAIT_TIL_IDLE);

                        spif_req <= spi_wr;

                        spi_hold <= (~spi_wr);

                        if (spi_wr)

                                spif_addr <= i_wb_addr;

                end else if (~i_wb_cyc)

                begin // FAIL SAFE: If the bus cycle ends, forget why we're

                        // here, just go back to idle

                        state <= ((spi_spd) ? `WBQSPI_WAIT_TIL_RDIDLE : `WBQSPI_WAIT_TIL_IDLE);

                        spi_hold <= 1'b0;

                        o_wb_ack <= 1'b0;

                        o_wb_stall <= 1'b1;

                end else begin

                        o_wb_ack <= 1'b0;

                        o_wb_stall <= 1'b1;

                end

        end else if (state == `WBQSPI_WAIT_TIL_RDIDLE)

        begin // Wait 'til idle, but then go to fast read idle instead of full

                spi_wr     <= 1'b0;     // idle

                spi_hold   <= 1'b0;

                o_wb_stall <= 1'b1;

                o_wb_ack   <= 1'b0;

                spif_req   <= 1'b0;

                if (qspi_full_stop) // Wait for a full

                begin // clearing of the SPI port before moving on

                        state <= `WBQSPI_RDIDLE;

                        o_wb_stall <= 1'b0;

                        o_wb_ack   <= 1'b0;// Shouldn't be acking anything here

                end

        end else if (state == `WBQSPI_READ_ID_CMD)

        begin // We came into here immediately after issuing a 0x9f command

                // Now we need to read 32 bits of data.  Result should be

                // 0x0102154d (8'h manufacture ID, 16'h device ID, followed

                // by the number of extended bytes available 8'h4d).

                o_wb_ack <= 1'b0;

                o_wb_stall<= 1'b1;

                spi_wr <= 1'b1; // No data to send, but need four bytes, since

                spi_len <= 2'b11; // 32 bits of data are ... useful

                // spi_in <= 32'h00; // Irrelevant

                spi_spd <= 1'b0; // Slow speed

                spi_dir <= 1'b1; // Reading

                spi_hold <= 1'b0;

                spif_req <= (spif_req) && (i_wb_cyc);

                if ((~spi_busy)&&(~o_qspi_cs_n)&&(spi_len == 2'b11))

                        // Our command was accepted, now go read the result

                        state <= `WBQSPI_READ_ID;

        end else if (state == `WBQSPI_READ_ID)

        begin

                o_wb_ack <= 1'b0; // Assuming we're still waiting

                o_wb_stall <= 1'b1;

                spi_wr <= 1'b0; // No more writes, we've already written the cmd

                spi_hold <= 1'b0;

                spif_req <= (spif_req) && (i_wb_cyc);

                // Here, we just wait until the result comes back

                // The problem is, the result may be the previous result.

                // So we use spi_len as an indicator

                spi_len <= 2'b00;

                if((spi_valid)&&(spi_len==2'b00))

                begin // Put the results out as soon as possible

                        o_wb_data <= spi_out[31:0];

                        o_wb_ack <= spif_req;

                        spif_req <= 1'b0;

                end else if ((~spi_busy)&&(o_qspi_cs_n))

                begin

                        state <= `WBQSPI_IDLE;

                        o_wb_stall <= 1'b0;

                end

        end else if (state == `WBQSPI_READ_STATUS)

        begin // We enter after the command has been given, for now just

                // read and return

                spi_wr <= 1'b0;

                o_wb_ack <= 1'b0;

                spi_hold <= 1'b0;

                spif_req <= (spif_req) && (i_wb_cyc);

                if (spi_valid)

                begin

                        o_wb_ack <= spif_req;

                        o_wb_stall <= 1'b1;

                        spif_req <= 1'b0;

                        last_status <= spi_out[7:0];

                        write_in_progress <= spi_out[0];

                        if (spif_addr[1:0] == 2'b00) // Local read, checking

                        begin // status, 'cause we're writing

                                o_wb_data <= { spi_out[0],