OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart.s43] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                            DEBUG INTERFACE:  UART                         */
25
/*---------------------------------------------------------------------------*/
26
/* Test the UART debug interface:                                            */
27
/*                        - Check RD/WR access to debugg registers.          */
28
/*                        - Check RD Bursts.                                 */
29
/*                        - Check WR Bursts.                                 */
30
/*===========================================================================*/
31
 
32
.global main
33
 
34
 
35
WAIT_FUNC:
36
        dec r14
37
        jnz WAIT_FUNC
38
        ret
39
 
40
main:
41
        mov  #0x0250, r1        ; # Initialize stack pointer
42
        mov  #0x0000, &0x0200
43
        mov  #0x0000, r15
44
 
45
 
46
        mov  #0x0300, r14
47
        call #WAIT_FUNC
48
 
49
        mov  #0x1000, r15
50
 
51
 
52
 
53
 
54
        /* ----------------------         END OF TEST        --------------- */
55
end_of_test:
56
        nop
57
        br #0xffff
58
 
59
 
60
        /* ----------------------         INTERRUPT VECTORS  --------------- */
61
 
62
.section .vectors, "a"
63
.word end_of_test        ; Interrupt  0 (lowest priority)    
64
.word end_of_test        ; Interrupt  1                      
65
.word end_of_test        ; Interrupt  2                      
66
.word end_of_test        ; Interrupt  3                      
67
.word end_of_test        ; Interrupt  4                      
68
.word end_of_test        ; Interrupt  5                      
69
.word end_of_test        ; Interrupt  6                      
70
.word end_of_test        ; Interrupt  7                      
71
.word end_of_test        ; Interrupt  8                      
72
.word end_of_test        ; Interrupt  9                      
73
.word end_of_test        ; Interrupt 10                      Watchdog timer
74
.word end_of_test        ; Interrupt 11                      
75
.word end_of_test        ; Interrupt 12                      
76
.word end_of_test        ; Interrupt 13                      
77
.word end_of_test        ; Interrupt 14                      NMI
78
.word main               ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.