OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_mem.s43] - Blame information for rev 200

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                            DEBUG INTERFACE                                */
25
/*---------------------------------------------------------------------------*/
26
/* Test the debug interface:                                                 */
27
/*                        - Check Memory RD/WR features.                     */
28
/*                                                                           */
29
/*  Note: The burst features are specific to the selected interface          */
30
/*    (UART/JTAG) and are therefore tested in the dbg_uart/dbg_jtag patterns */
31 18 olivier.gi
/*                                                                           */
32
/* Author(s):                                                                */
33
/*             - Olivier Girard,    olgirard@gmail.com                       */
34
/*                                                                           */
35
/*---------------------------------------------------------------------------*/
36 19 olivier.gi
/* $Rev: 200 $                                                                */
37
/* $LastChangedBy: olivier.girard $                                          */
38
/* $LastChangedDate: 2015-01-21 23:01:31 +0100 (Wed, 21 Jan 2015) $          */
39 2 olivier.gi
/*===========================================================================*/
40
 
41 141 olivier.gi
.include "pmem_defs.asm"
42 111 olivier.gi
 
43 2 olivier.gi
.global main
44
 
45 200 olivier.gi
        /* ----------------------         SOME VARIABLES IN ROM  --------------- */
46
diverse_data:
47
        .word 0x5ab7
48
        .word 0x6bc8
49
 
50
        /* ----------------------              WAIT FUNCTION     --------------- */
51 2 olivier.gi
WAIT_FUNC:
52
        dec r14
53
        jnz WAIT_FUNC
54
        ret
55 200 olivier.gi
 
56
        /* ----------------------                 MAIN           --------------- */
57 2 olivier.gi
main:
58 111 olivier.gi
        mov #DMEM_250, r1       ; # Initialize stack pointer
59 2 olivier.gi
 
60 111 olivier.gi
        mov   #0x1122, &DMEM_210
61
        mov   #0x3344, &DMEM_212
62 2 olivier.gi
 
63 111 olivier.gi
        mov   #0xaaaa, r5
64
        mov   #0xbbbb, r6
65 2 olivier.gi
 
66 111 olivier.gi
        mov   #0x1200, r14
67
        call  #WAIT_FUNC
68 2 olivier.gi
 
69 111 olivier.gi
        mov   #0x1000, r15
70 2 olivier.gi
 
71 200 olivier.gi
 
72 2 olivier.gi
        /* ----------------------         END OF TEST        --------------- */
73
end_of_test:
74
        nop
75
        br #0xffff
76
 
77
        /* ----------------------         INTERRUPT VECTORS  --------------- */
78
 
79
.section .vectors, "a"
80
.word end_of_test        ; Interrupt  0 (lowest priority)    
81
.word end_of_test        ; Interrupt  1                      
82
.word end_of_test        ; Interrupt  2                      
83
.word end_of_test        ; Interrupt  3                      
84
.word end_of_test        ; Interrupt  4                      
85
.word end_of_test        ; Interrupt  5                      
86
.word end_of_test        ; Interrupt  6                      
87
.word end_of_test        ; Interrupt  7                      
88
.word end_of_test        ; Interrupt  8                      
89
.word end_of_test        ; Interrupt  9                      
90
.word end_of_test        ; Interrupt 10                      Watchdog timer
91
.word end_of_test        ; Interrupt 11                      
92
.word end_of_test        ; Interrupt 12                      
93
.word end_of_test        ; Interrupt 13                      
94
.word end_of_test        ; Interrupt 14                      NMI
95
.word main               ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.