OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dma_rdwr_8b.s43] - Blame information for rev 202

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 202 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                              DMA INTERFACE                                */
25
/*---------------------------------------------------------------------------*/
26
/* Test the DMA interface:                                                   */
27
/*                        - Check Memory RD/WR features.                     */
28
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33
/* $Rev$                                                                */
34
/* $LastChangedBy$                                          */
35
/* $LastChangedDate$          */
36
/*===========================================================================*/
37
 
38
.include "pmem_defs.asm"
39
 
40
.global main
41
 
42
        /* ----------------------         SOME VARIABLES IN ROM  --------------- */
43
diverse_data:
44
        .word 0x0000            ; set to 1 in order to end test
45
        .word 0x0001            ; increment value
46
 
47
        /* ----------------------                 MAIN           --------------- */
48
main:
49
        ;; Disable watchdog
50
        mov   #0x5A80,   &WDTCTL
51
 
52
        ;; Initialize variables
53
        mov   #0x0000,   &DMEM_200
54
        mov   #0x0000,   r10
55
        mov   #0x0001,   r11
56
        mov   #0x1000,   r15
57
 
58
loop:
59
        add   r11,                 r10
60
        add   &(PMEM_BASE+0x0002), &DMEM_200
61
        tst   &(PMEM_BASE+0x0000)
62
        jz    loop
63
 
64
        mov   #0x2000, r15
65
 
66
 
67
        /* ----------------------         END OF TEST        --------------- */
68
end_of_test:
69
        nop
70
        br #0xffff
71
 
72
        /* ----------------------         INTERRUPT VECTORS  --------------- */
73
 
74
.section .vectors, "a"
75
.word end_of_test        ; Interrupt  0 (lowest priority)    
76
.word end_of_test        ; Interrupt  1                      
77
.word end_of_test        ; Interrupt  2                      
78
.word end_of_test        ; Interrupt  3                      
79
.word end_of_test        ; Interrupt  4                      
80
.word end_of_test        ; Interrupt  5                      
81
.word end_of_test        ; Interrupt  6                      
82
.word end_of_test        ; Interrupt  7                      
83
.word end_of_test        ; Interrupt  8                      
84
.word end_of_test        ; Interrupt  9                      
85
.word end_of_test        ; Interrupt 10                      Watchdog timer
86
.word end_of_test        ; Interrupt 11                      
87
.word end_of_test        ; Interrupt 12                      
88
.word end_of_test        ; Interrupt 13                      
89
.word end_of_test        ; Interrupt 14                      NMI
90
.word main               ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.