OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sandbox.v] - Blame information for rev 202

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 55 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                               CLOCK MODULE                                */
25
/*---------------------------------------------------------------------------*/
26
/* Sandbox test                                                              */
27
/*                                                                           */
28
/* Author(s):                                                                */
29
/*             - Olivier Girard,    olgirard@gmail.com                       */
30
/*                                                                           */
31
/*---------------------------------------------------------------------------*/
32
/* $Rev: 19 $                                                                */
33
/* $LastChangedBy: olivier.girard $                                          */
34
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
35
/*===========================================================================*/
36
 
37 202 olivier.gi
`define LONG_TIMEOUT
38 55 olivier.gi
 
39 202 olivier.gi
integer wait_wr;
40
integer wait_rd;
41
 
42 55 olivier.gi
initial
43
   begin
44
      $display(" ===============================================");
45
      $display("|                 START SIMULATION              |");
46
      $display(" ===============================================");
47 202 olivier.gi
 
48 55 olivier.gi
      repeat(5) @(posedge mclk);
49 202 olivier.gi
 
50 55 olivier.gi
      stimulus_done = 0;
51
 
52 202 olivier.gi
      wait_wr       = 0;
53
      wait_rd       = 0;
54
 
55
      repeat(50) @(posedge mclk);
56
if (0)
57
  begin
58
      dma_write_16b(16'hF900, 16'h1234);
59
      repeat(wait_wr) @(posedge mclk);
60
      dma_write_16b(16'hF902, 16'h5678);
61
      repeat(wait_wr) @(posedge mclk);
62
      dma_write_16b(16'hF904, 16'h9ABC);
63
      repeat(wait_wr) @(posedge mclk);
64
      dma_write_16b(16'hF906, 16'hDEF0);
65
 
66
      repeat(10) @(posedge mclk);
67
 
68
      dma_read_16b(16'hF900, 16'h1234);
69
      repeat(wait_rd) @(posedge mclk);
70
      dma_read_16b(16'hF902, 16'h5678);
71
      repeat(wait_rd) @(posedge mclk);
72
      dma_read_16b(16'hF904, 16'h9ABC);
73
      repeat(wait_rd) @(posedge mclk);
74
      dma_read_16b(16'hF906, 16'hDEF0);
75
  end
76
 
77
      repeat(50) @(posedge mclk);
78
 
79 55 olivier.gi
      stimulus_done = 1;
80
   end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.