OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_call.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                 SINGLE-OPERAND ARITHMETIC: CALL  INSTRUCTION              */
25
/*---------------------------------------------------------------------------*/
26
/* Test the CALL instruction.                                                */
27
/*===========================================================================*/
28
 
29
initial
30
   begin
31
      $display(" ===============================================");
32
      $display("|                 START SIMULATION              |");
33
      $display(" ===============================================");
34
      repeat(5) @(posedge mclk);
35
      stimulus_done = 0;
36
 
37
      // Initialization
38
      @(r15==16'h1000);
39
      if (r1    !==16'h0252) tb_error("====== SP  initialization =====");
40
      if (r5    !==16'h0000) tb_error("====== R5  initialization  =====");
41
 
42
 
43
      // Addressing mode: Rn
44
      @(r15==16'h2000);
45
      if (r1    !==16'h0252) tb_error("====== CALL (Rn mode): SP value      =====");
46
      if (r5    !==16'h1234) tb_error("====== CALL (Rn mode): R5 value      =====");
47
 
48
 
49
      // Addressing mode: @Rn
50
      @(r15==16'h3000);
51
      if (r1    !==16'h0252) tb_error("====== CALL (@Rn mode): SP value      =====");
52
      if (r4    !==16'h0212) tb_error("====== CALL (@Rn mode): R4 value      =====");
53
      if (r5    !==16'h5678) tb_error("====== CALL (@Rn mode): R5 value      =====");
54
 
55
 
56
      // Addressing mode: @Rn+
57
      @(r15==16'h4000);
58
      if (r1    !==16'h0252) tb_error("====== CALL (@Rn+ mode): SP value      =====");
59
      if (r4    !==16'h0218) tb_error("====== CALL (@Rn+ mode): R4 value      =====");
60
      if (r5    !==16'h9abc) tb_error("====== CALL (@Rn+ mode): R5 value      =====");
61
 
62
      // Addressing mode: #N
63
      @(r15==16'h5000);
64
      if (r1    !==16'h0252) tb_error("====== CALL (#N mode): SP value      =====");
65
      if (r5    !==16'habcd) tb_error("====== CALL (#N mode): R5 value      =====");
66
 
67
 
68
      // Addressing mode: X(Rn)
69
      @(r15==16'h6000);
70
      if (r1    !==16'h0252) tb_error("====== CALL (X(Rn) mode): SP value      =====");
71
      if (r5    !==16'hef01) tb_error("====== CALL (X(Rn) mode): R5 value      =====");
72
 
73
 
74
      // Addressing mode: EDE
75
      @(r15==16'h7000);
76
      if (r1    !==16'h0252) tb_error("====== CALL (EDE mode): SP value      =====");
77
      if (r5    !==16'h2345) tb_error("====== CALL (EDE mode): R5 value      =====");
78
 
79
 
80
      // Addressing mode: &EDE
81
      @(r15==16'h8000);
82
      if (r1    !==16'h0252) tb_error("====== CALL (&EDE mode): SP value      =====");
83
      if (r5    !==16'h6789) tb_error("====== CALL (&EDE mode): R5 value      =====");
84
 
85
 
86
      stimulus_done = 1;
87
   end
88
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.