| 1 |
2 |
olivier.gi |
/*===========================================================================*/
|
| 2 |
|
|
/* Copyright (C) 2001 Authors */
|
| 3 |
|
|
/* */
|
| 4 |
|
|
/* This source file may be used and distributed without restriction provided */
|
| 5 |
|
|
/* that this copyright statement is not removed from the file and that any */
|
| 6 |
|
|
/* derivative work contains the original copyright notice and the associated */
|
| 7 |
|
|
/* disclaimer. */
|
| 8 |
|
|
/* */
|
| 9 |
|
|
/* This source file is free software; you can redistribute it and/or modify */
|
| 10 |
|
|
/* it under the terms of the GNU Lesser General Public License as published */
|
| 11 |
|
|
/* by the Free Software Foundation; either version 2.1 of the License, or */
|
| 12 |
|
|
/* (at your option) any later version. */
|
| 13 |
|
|
/* */
|
| 14 |
|
|
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
|
| 15 |
|
|
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or */
|
| 16 |
|
|
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public */
|
| 17 |
|
|
/* License for more details. */
|
| 18 |
|
|
/* */
|
| 19 |
|
|
/* You should have received a copy of the GNU Lesser General Public License */
|
| 20 |
|
|
/* along with this source; if not, write to the Free Software Foundation, */
|
| 21 |
|
|
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA */
|
| 22 |
|
|
/* */
|
| 23 |
|
|
/*===========================================================================*/
|
| 24 |
|
|
/* SINGLE-OPERAND ARITHMETIC: SWPB INSTRUCTION */
|
| 25 |
|
|
/*---------------------------------------------------------------------------*/
|
| 26 |
|
|
/* Test the SWPB instruction. */
|
| 27 |
|
|
/*===========================================================================*/
|
| 28 |
|
|
|
| 29 |
|
|
initial
|
| 30 |
|
|
begin
|
| 31 |
|
|
$display(" ===============================================");
|
| 32 |
|
|
$display("| START SIMULATION |");
|
| 33 |
|
|
$display(" ===============================================");
|
| 34 |
|
|
repeat(5) @(posedge mclk);
|
| 35 |
|
|
stimulus_done = 0;
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
// Addressing mode: Rn
|
| 39 |
|
|
@(r15==16'h1000);
|
| 40 |
|
|
if (r4 !==16'h2475) tb_error("====== SWPB (Rn mode): test 1 (result) =====");
|
| 41 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (Rn mode): test 1 (C flag) =====");
|
| 42 |
|
|
|
| 43 |
|
|
if (r6 !==16'hb61c) tb_error("====== SWPB (Rn mode): test 2 (result) =====");
|
| 44 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (Rn mode): test 2 (C flag) =====");
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
// Addressing mode: @Rn
|
| 48 |
|
|
@(r15==16'h2000);
|
| 49 |
|
|
if (mem200 !==16'h2475) tb_error("====== SWPB (@Rn mode): test 1 (result) =====");
|
| 50 |
|
|
if (r4 !==16'h0200) tb_error("====== SWPB (@Rn mode): test 1 (address) =====");
|
| 51 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (@Rn mode): test 1 (C flag) =====");
|
| 52 |
|
|
|
| 53 |
|
|
if (mem202 !==16'hb61c) tb_error("====== SWPB (@Rn mode): test 2 (result) =====");
|
| 54 |
|
|
if (r6 !==16'h0202) tb_error("====== SWPB (@Rn mode): test 2 (address) =====");
|
| 55 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (@Rn mode): test 2 (C flag) =====");
|
| 56 |
|
|
|
| 57 |
|
|
|
| 58 |
|
|
// Addressing mode: @Rn+
|
| 59 |
|
|
@(r15==16'h3000);
|
| 60 |
|
|
if (mem208 !==16'h2475) tb_error("====== SWPB (@Rn+ mode): test 1 (result) =====");
|
| 61 |
|
|
if (r4 !==16'h020A) tb_error("====== SWPB (@Rn+ mode): test 1 (address) =====");
|
| 62 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (@Rn+ mode): test 1 (C flag) =====");
|
| 63 |
|
|
|
| 64 |
|
|
if (mem20A !==16'hb61c) tb_error("====== SWPB (@Rn+ mode): test 2 (result) =====");
|
| 65 |
|
|
if (r6 !==16'h020C) tb_error("====== SWPB (@Rn+ mode): test 2 (address) =====");
|
| 66 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (@Rn+ mode): test 2 (C flag) =====");
|
| 67 |
|
|
|
| 68 |
|
|
|
| 69 |
|
|
// Addressing mode: X(Rn)
|
| 70 |
|
|
@(r15==16'h4000);
|
| 71 |
|
|
if (mem210 !==16'h2475) tb_error("====== SWPB (X(Rn) mode): test 1 (result) =====");
|
| 72 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (X(Rn) mode): test 1 (C flag) =====");
|
| 73 |
|
|
|
| 74 |
|
|
if (mem212 !==16'hb61c) tb_error("====== SWPB (X(Rn) mode): test 2 (result) =====");
|
| 75 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (X(Rn) mode): test 2 (C flag) =====");
|
| 76 |
|
|
|
| 77 |
|
|
|
| 78 |
|
|
// Addressing mode: EDE
|
| 79 |
|
|
@(r15==16'h5000);
|
| 80 |
|
|
if (mem218 !==16'h2475) tb_error("====== SWPB (EDE mode): test 1 (result) =====");
|
| 81 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (EDE mode): test 1 (C flag) =====");
|
| 82 |
|
|
|
| 83 |
|
|
if (mem21A !==16'hb61c) tb_error("====== SWPB (EDE mode): test 2 (result) =====");
|
| 84 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (EDE mode): test 2 (C flag) =====");
|
| 85 |
|
|
|
| 86 |
|
|
|
| 87 |
|
|
// Addressing mode: &EDE
|
| 88 |
|
|
@(r15==16'h6000);
|
| 89 |
|
|
if (mem220 !==16'h2475) tb_error("====== SWPB (&EDE mode): test 1 (result) =====");
|
| 90 |
|
|
if (r5 !==16'h0102) tb_error("====== SWPB (&EDE mode): test 1 (C flag) =====");
|
| 91 |
|
|
|
| 92 |
|
|
if (mem222 !==16'hb61c) tb_error("====== SWPB (&EDE mode): test 2 (result) =====");
|
| 93 |
|
|
if (r7 !==16'h0005) tb_error("====== SWPB (&EDE mode): test 2 (C flag) =====");
|
| 94 |
|
|
|
| 95 |
|
|
|
| 96 |
|
|
stimulus_done = 1;
|
| 97 |
|
|
end
|
| 98 |
|
|
|
