OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [tA_compare.v] - Blame information for rev 202

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                                  TIMER A                                  */
25
/*---------------------------------------------------------------------------*/
26
/* Test the timer A:                                                         */
27
/*                        - Check the timer compare features.                */
28 18 olivier.gi
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33 19 olivier.gi
/* $Rev: 202 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2015-07-01 23:13:32 +0200 (Wed, 01 Jul 2015) $          */
36 2 olivier.gi
/*===========================================================================*/
37
 
38
integer my_counter;
39
always @ (posedge mclk)
40
  my_counter <=  my_counter+1;
41
 
42
 
43
initial
44
   begin
45
      $display(" ===============================================");
46
      $display("|                 START SIMULATION              |");
47
      $display(" ===============================================");
48
      repeat(5) @(posedge mclk);
49
      stimulus_done = 0;
50
 
51 180 olivier.gi
`ifdef ASIC_CLOCKING
52 202 olivier.gi
      tb_skip_finish("|   (this test is not supported in ASIC mode)   |");
53 134 olivier.gi
`else
54
 
55 2 olivier.gi
      // TIMER A TEST:  UP MODE
56
      //--------------------------------------------------------
57
 
58
      @(mem200 === 16'h0001);  // Check Comparator 0
59
      @(posedge ta_out0);
60
      @(negedge mclk);
61
      my_counter = 0;
62
      @(posedge irq_ta1);
63
      if (my_counter !== 32'h2) tb_error("====== TIMER_A COMPARE 0: UP MODE =====");
64
 
65
      @(negedge ta_out0);
66
      @(negedge mclk);
67
      my_counter = 0;
68
      @(posedge irq_ta1);
69
      if (my_counter !== 32'h2) tb_error("====== TIMER_A COMPARE 0: UP MODE =====");
70
      @(posedge ta_out0);
71
      if (my_counter !== 32'h2C) tb_error("====== TIMER_A COMPARE 0: UP MODE =====");
72
 
73
      @(posedge irq_ta0);
74
      @(negedge mclk);
75
      my_counter = 0;
76
      @(posedge irq_ta1);
77
      if (my_counter !== 32'h2) tb_error("====== TIMER_A COMPARE 0: UP MODE =====");
78
 
79 202 olivier.gi
 
80 2 olivier.gi
      @(mem200 === 16'h0002);  // Check Comparator 1
81
      @(posedge ta_out1);
82
      @(negedge mclk);
83
      my_counter = 0;
84
      @(posedge ta_out0);
85
      if (my_counter !== 32'h20) tb_error("====== TIMER_A COMPARE 1: UP MODE =====");
86
 
87
      @(negedge ta_out1);
88
      @(negedge mclk);
89
      my_counter = 0;
90
      @(negedge ta_out0);
91
      if (my_counter !== 32'h20) tb_error("====== TIMER_A COMPARE 1: UP MODE =====");
92
 
93
      @(posedge irq_ta1);
94
      @(negedge mclk);
95
      my_counter = 0;
96
      @(posedge ta_out0);
97
      if (my_counter !== 32'h20) tb_error("====== TIMER_A COMPARE 1: UP MODE =====");
98
 
99 202 olivier.gi
 
100 2 olivier.gi
      @(mem200 === 16'h0003);  // Check Comparator 2
101
      @(posedge ta_out2);
102
      @(negedge mclk);
103
      my_counter = 0;
104
      @(posedge ta_out0);
105
      if (my_counter !== 32'h12) tb_error("====== TIMER_A COMPARE 2: UP MODE =====");
106
 
107
      @(negedge ta_out2);
108
      @(negedge mclk);
109
      my_counter = 0;
110
      @(negedge ta_out0);
111
      if (my_counter !== 32'h12) tb_error("====== TIMER_A COMPARE 2: UP MODE =====");
112
 
113
      @(posedge irq_ta1);
114
      @(negedge mclk);
115
      my_counter = 0;
116
      @(posedge ta_out0);
117
      if (my_counter !== 32'h12) tb_error("====== TIMER_A COMPARE 2: UP MODE =====");
118
 
119 202 olivier.gi
 
120 2 olivier.gi
      // TIMER A TEST:  CONTINUOUS MODE
121
      //--------------------------------------------------------
122 202 olivier.gi
 
123 2 olivier.gi
      @(mem200 === 16'h0001);
124
      @(posedge irq_ta1);
125
      @(negedge mclk);
126
      my_counter = 0;
127
      @(negedge irq_ta1);
128
      repeat(10) @(negedge mclk);
129
      if (mem206 !== 16'h000A) tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 1 =====");
130
 
131
      @(posedge ta_out0);
132
      if (my_counter !== 32'h60) tb_error("====== TIMER_A COMPARE 0: CONTINUOUS MODE - TEST 1 =====");
133
 
134
      @(posedge ta_out1);
135
      if (my_counter !== 32'hC0) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 1 =====");
136
      @(negedge irq_ta1);
137
      repeat(10) @(negedge mclk);
138
      if (mem206 !== 16'h0002) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 1 =====");
139
 
140
      @(posedge ta_out2);
141
      if (my_counter !== 32'h120) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 1 =====");
142
      @(negedge irq_ta1);
143
      repeat(10) @(negedge mclk);
144
      if (mem206 !== 16'h0004) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 1 =====");
145
 
146 202 olivier.gi
 
147 2 olivier.gi
      @(mem200 === 16'h0002);
148
      @(posedge irq_ta1);
149
      @(negedge mclk);
150
      my_counter = 0;
151
      @(negedge irq_ta1);
152
      repeat(10) @(negedge mclk);
153
      if (mem206 !== 16'h000A) tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 2 =====");
154
 
155
      @(posedge irq_ta0);
156
      if (my_counter !== 32'h60) tb_error("====== TIMER_A COMPARE 0: CONTINUOUS MODE - TEST 2 =====");
157
 
158
      @(posedge irq_ta1);
159
      if (my_counter !== 32'hC0) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 2 =====");
160
      @(negedge irq_ta1);
161
      repeat(10) @(negedge mclk);
162
      if (mem206 !== 16'h0002) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 2 =====");
163
 
164
      @(posedge irq_ta1);
165
      if (my_counter !== 32'h120) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 2 =====");
166
      @(negedge irq_ta1);
167
      repeat(10) @(negedge mclk);
168
      if (mem206 !== 16'h0004) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 2 =====");
169
 
170 202 olivier.gi
 
171
 
172 2 olivier.gi
      // TIMER A TEST:  UP-DOWN MODE
173
      //--------------------------------------------------------
174
 
175
      @(mem200 === 16'h0001);
176
      @(posedge irq_ta1);
177
      @(negedge mclk);
178
      my_counter = 0;
179
      @(posedge ta_out2);
180
      if (my_counter !== 32'h60)  tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 1 =====");
181
      @(posedge ta_out1);
182
      if (my_counter !== 32'hC0)  tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 1 =====");
183
      @(posedge ta_out0);
184
      if (my_counter !== 32'h120) tb_error("====== TIMER_A COMPARE 0: CONTINUOUS MODE - TEST 1 =====");
185
 
186
      @(negedge ta_out1);
187
      if (my_counter !== 32'h180) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 2 =====");
188
      @(negedge ta_out2);
189
      if (my_counter !== 32'h1E0) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 2 =====");
190
      @(negedge ta_out0);
191
      if (my_counter !== 32'h360) tb_error("====== TIMER_A COMPARE 0: CONTINUOUS MODE - TEST 2 =====");
192
 
193 202 olivier.gi
 
194 2 olivier.gi
      @(mem200 === 16'h0002);
195
      @(posedge irq_ta1);
196
      @(negedge mclk);
197
      my_counter = 0;
198
      @(negedge irq_ta1);
199
      repeat(10) @(negedge mclk);
200
      if (mem206 !== 16'h000A)    tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 3 =====");
201
      @(posedge irq_ta1);
202
      if (my_counter !== 32'h60)  tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 3 =====");
203
      @(negedge irq_ta1);
204
      repeat(10) @(negedge mclk);
205
      if (mem206 !== 16'h0004)    tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 3 =====");
206
      @(posedge irq_ta1);
207
      if (my_counter !== 32'hC0)  tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 3 =====");
208
      @(negedge irq_ta1);
209
      repeat(10) @(negedge mclk);
210
      if (mem206 !== 16'h0002)    tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 3 =====");
211
      @(posedge irq_ta0);
212
      if (my_counter !== 32'h120) tb_error("====== TIMER_A COMPARE 0: CONTINUOUS MODE - TEST 3 =====");
213
 
214
      @(posedge irq_ta1);
215
      if (my_counter !== 32'h180) tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 4 =====");
216
      @(negedge irq_ta1);
217
      repeat(10) @(negedge mclk);
218
      if (mem206 !== 16'h0002)    tb_error("====== TIMER_A COMPARE 1: CONTINUOUS MODE - TEST 4 =====");
219
      @(posedge irq_ta1);
220
      if (my_counter !== 32'h1E0) tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 4 =====");
221
      @(negedge irq_ta1);
222
      repeat(10) @(negedge mclk);
223
      if (mem206 !== 16'h0004)    tb_error("====== TIMER_A COMPARE 2: CONTINUOUS MODE - TEST 4 =====");
224
      @(posedge irq_ta1);
225
      if (my_counter !== 32'h240) tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 4 =====");
226
      @(negedge irq_ta1);
227
      repeat(10) @(negedge mclk);
228
      if (mem206 !== 16'h000A)    tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 4 =====");
229
      @(posedge irq_ta0);
230
      if (my_counter !== 32'h360) tb_error("====== TIMER_A COMPARE: CONTINUOUS MODE - TEST 4 =====");
231
 
232
 
233
      // TIMER A TEST:  CCI INPUT LATCHING (SCCI)
234
      //--------------------------------------------------------
235
 
236
      @(r15 === 16'h4000);
237
      if (mem202 !== 16'h3088) tb_error("====== TIMER_A COMPARE 0: CCI INPUT LATCHING (SCCI) =====");
238
      if (mem204 !== 16'h3489) tb_error("====== TIMER_A COMPARE 0: CCI INPUT LATCHING (SCCI) =====");
239
      if (mem206 !== 16'h2480) tb_error("====== TIMER_A COMPARE 0: CCI INPUT LATCHING (SCCI) =====");
240
      if (mem208 !== 16'h2081) tb_error("====== TIMER_A COMPARE 0: CCI INPUT LATCHING (SCCI) =====");
241
 
242
      if (mem212 !== 16'h3088) tb_error("====== TIMER_A COMPARE 1: CCI INPUT LATCHING (SCCI) =====");
243
      if (mem214 !== 16'h3489) tb_error("====== TIMER_A COMPARE 1: CCI INPUT LATCHING (SCCI) =====");
244
      if (mem216 !== 16'h2480) tb_error("====== TIMER_A COMPARE 1: CCI INPUT LATCHING (SCCI) =====");
245
      if (mem218 !== 16'h2081) tb_error("====== TIMER_A COMPARE 1: CCI INPUT LATCHING (SCCI) =====");
246
 
247
      if (mem222 !== 16'h3088) tb_error("====== TIMER_A COMPARE 2: CCI INPUT LATCHING (SCCI) =====");
248
      if (mem224 !== 16'h3489) tb_error("====== TIMER_A COMPARE 2: CCI INPUT LATCHING (SCCI) =====");
249
      if (mem226 !== 16'h2480) tb_error("====== TIMER_A COMPARE 2: CCI INPUT LATCHING (SCCI) =====");
250
      if (mem228 !== 16'h2081) tb_error("====== TIMER_A COMPARE 2: CCI INPUT LATCHING (SCCI) =====");
251
 
252 134 olivier.gi
`endif
253
 
254 2 olivier.gi
      stimulus_done = 1;
255
   end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.