OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_add_rom-rd.v] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                     ADD:   DATA READ ACCESS FROM ROM                      */
25
/*---------------------------------------------------------------------------*/
26
/* Test the ADD instruction with all addressing modes making a read access   */
27
/* to the ROM.                                                               */
28 18 olivier.gi
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33 19 olivier.gi
/* $Rev: 19 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
36 2 olivier.gi
/*===========================================================================*/
37
 
38
initial
39
   begin
40
      $display(" ===============================================");
41
      $display("|                 START SIMULATION              |");
42
      $display(" ===============================================");
43
      repeat(5) @(posedge mclk);
44
      stimulus_done = 0;
45
 
46
 
47
      // Check when source is @Rn
48
      //--------------------------------------------------------
49
      @(r15==16'h1000);
50
 
51
      if (r5     !==16'h7777) tb_error("====== ROM Read: ADD @Rn Rm    =====");
52
      if (r4     ===16'h0000) tb_error("====== ROM Read: ADD @Rn PC    =====");
53
      if (mem210 !==16'h6666) tb_error("====== ROM Read: ADD @Rn x(Rm) =====");
54
      if (mem212 !==16'hed2e) tb_error("====== ROM Read: ADD @Rn EDE   =====");
55
      if (mem214 !==16'h4653) tb_error("====== ROM Read: ADD @Rn &EDE  =====");
56
 
57
 
58
      // Check when source is @Rn+
59
      //--------------------------------------------------------
60
      @(r15==16'h2000);
61
 
62
      if (r5     !==16'hdddd) tb_error("====== ROM Read: ADD @Rn+ Rm    =====");
63
      if (r7     !==16'haaaa) tb_error("====== ROM Read: ADD @Rn+ PC    =====");
64
      if (mem210 !==16'h89ab) tb_error("====== ROM Read: ADD @Rn+ x(Rm) =====");
65
      if (mem212 !==16'h5073) tb_error("====== ROM Read: ADD @Rn+ EDE   =====");
66
      if (mem214 !==16'h5776) tb_error("====== ROM Read: ADD @Rn+ &EDE  =====");
67
 
68
 
69
      // Check when source is x(Rn)
70
      //--------------------------------------------------------
71
      @(r15==16'h3000);
72
 
73
      if (r5     !==16'h957b) tb_error("====== ROM Read: ADD x(Rn) Rm    =====");
74
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD x(Rn) PC    =====");
75
      if (mem214 !==16'h5776) tb_error("====== ROM Read: ADD x(Rn) x(Rm) =====");
76
      if (mem220 !==16'h937b) tb_error("====== ROM Read: ADD x(Rn) EDE   =====");
77
      if (mem208 !==16'hace4) tb_error("====== ROM Read: ADD x(Rn) &EDE  =====");
78
 
79
 
80
      // Check when source is EDE
81
      //--------------------------------------------------------
82
      @(r15==16'h4000);
83
 
84
      if (r4     !==16'h06f7) tb_error("====== ROM Read: ADD EDE Rm    =====");
85
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD EDE PC    =====");
86
      if (mem214 !==16'h0946) tb_error("====== ROM Read: ADD EDE x(Rm) =====");
87
      if (mem216 !==16'hb933) tb_error("====== ROM Read: ADD EDE EDE   =====");
88
      if (mem212 !==16'h2ab2) tb_error("====== ROM Read: ADD EDE &EDE  =====");
89
 
90
 
91
      // Check when source is &EDE
92
      //--------------------------------------------------------
93
      @(r15==16'h5000);
94
 
95
      if (r4     !==16'h66f5) tb_error("====== ROM Read: ADD &EDE Rm    =====");
96
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD &EDE PC    =====");
97
      if (mem214 !==16'h82d1) tb_error("====== ROM Read: ADD &EDE x(Rm) =====");
98
      if (mem218 !==16'hca4e) tb_error("====== ROM Read: ADD &EDE EDE   =====");
99
      if (mem202 !==16'h1338) tb_error("====== ROM Read: ADD &EDE &EDE  =====");
100
 
101
 
102
      stimulus_done = 1;
103
   end
104
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.