OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_add_rom-rd.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                     ADD:   DATA READ ACCESS FROM ROM                      */
25
/*---------------------------------------------------------------------------*/
26
/* Test the ADD instruction with all addressing modes making a read access   */
27
/* to the ROM.                                                               */
28
/*===========================================================================*/
29
 
30
initial
31
   begin
32
      $display(" ===============================================");
33
      $display("|                 START SIMULATION              |");
34
      $display(" ===============================================");
35
      repeat(5) @(posedge mclk);
36
      stimulus_done = 0;
37
 
38
 
39
      // Check when source is @Rn
40
      //--------------------------------------------------------
41
      @(r15==16'h1000);
42
 
43
      if (r5     !==16'h7777) tb_error("====== ROM Read: ADD @Rn Rm    =====");
44
      if (r4     ===16'h0000) tb_error("====== ROM Read: ADD @Rn PC    =====");
45
      if (mem210 !==16'h6666) tb_error("====== ROM Read: ADD @Rn x(Rm) =====");
46
      if (mem212 !==16'hed2e) tb_error("====== ROM Read: ADD @Rn EDE   =====");
47
      if (mem214 !==16'h4653) tb_error("====== ROM Read: ADD @Rn &EDE  =====");
48
 
49
 
50
      // Check when source is @Rn+
51
      //--------------------------------------------------------
52
      @(r15==16'h2000);
53
 
54
      if (r5     !==16'hdddd) tb_error("====== ROM Read: ADD @Rn+ Rm    =====");
55
      if (r7     !==16'haaaa) tb_error("====== ROM Read: ADD @Rn+ PC    =====");
56
      if (mem210 !==16'h89ab) tb_error("====== ROM Read: ADD @Rn+ x(Rm) =====");
57
      if (mem212 !==16'h5073) tb_error("====== ROM Read: ADD @Rn+ EDE   =====");
58
      if (mem214 !==16'h5776) tb_error("====== ROM Read: ADD @Rn+ &EDE  =====");
59
 
60
 
61
      // Check when source is x(Rn)
62
      //--------------------------------------------------------
63
      @(r15==16'h3000);
64
 
65
      if (r5     !==16'h957b) tb_error("====== ROM Read: ADD x(Rn) Rm    =====");
66
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD x(Rn) PC    =====");
67
      if (mem214 !==16'h5776) tb_error("====== ROM Read: ADD x(Rn) x(Rm) =====");
68
      if (mem220 !==16'h937b) tb_error("====== ROM Read: ADD x(Rn) EDE   =====");
69
      if (mem208 !==16'hace4) tb_error("====== ROM Read: ADD x(Rn) &EDE  =====");
70
 
71
 
72
      // Check when source is EDE
73
      //--------------------------------------------------------
74
      @(r15==16'h4000);
75
 
76
      if (r4     !==16'h06f7) tb_error("====== ROM Read: ADD EDE Rm    =====");
77
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD EDE PC    =====");
78
      if (mem214 !==16'h0946) tb_error("====== ROM Read: ADD EDE x(Rm) =====");
79
      if (mem216 !==16'hb933) tb_error("====== ROM Read: ADD EDE EDE   =====");
80
      if (mem212 !==16'h2ab2) tb_error("====== ROM Read: ADD EDE &EDE  =====");
81
 
82
 
83
      // Check when source is &EDE
84
      //--------------------------------------------------------
85
      @(r15==16'h5000);
86
 
87
      if (r4     !==16'h66f5) tb_error("====== ROM Read: ADD &EDE Rm    =====");
88
      if (r6     ===16'h0000) tb_error("====== ROM Read: ADD &EDE PC    =====");
89
      if (mem214 !==16'h82d1) tb_error("====== ROM Read: ADD &EDE x(Rm) =====");
90
      if (mem218 !==16'hca4e) tb_error("====== ROM Read: ADD &EDE EDE   =====");
91
      if (mem202 !==16'h1338) tb_error("====== ROM Read: ADD &EDE &EDE  =====");
92
 
93
 
94
      stimulus_done = 1;
95
   end
96
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.