OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_addc.v] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi 
/*===========================================================================*/
2 
/* Copyright (C) 2001 Authors                                                */
3 
/*                                                                           */
4 
/* This source file may be used and distributed without restriction provided */
5 
/* that this copyright statement is not removed from the file and that any   */
6 
/* derivative work contains the original copyright notice and the associated */
7 
/* disclaimer.                                                               */
8 
/*                                                                           */
9 
/* This source file is free software; you can redistribute it and/or modify  */
10 
/* it under the terms of the GNU Lesser General Public License as published  */
11 
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12 
/* (at your option) any later version.                                       */
13 
/*                                                                           */
14 
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15 
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16 
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17 
/* License for more details.                                                 */
18 
/*                                                                           */
19 
/* You should have received a copy of the GNU Lesser General Public License  */
20 
/* along with this source; if not, write to the Free Software Foundation,    */
21 
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22 
/*                                                                           */
23 
/*===========================================================================*/
24 
/*                 TWO-OPERAND ARITHMETIC: ADDC[.B] INSTRUCTION              */
25 
/*---------------------------------------------------------------------------*/
26 
/* Test the ADDC[.B] instruction.                                            */
27 18 olivier.gi 
/*                                                                           */
28 
/* Author(s):                                                                */
29 
/*             - Olivier Girard,    olgirard@gmail.com                       */
30 
/*                                                                           */
31 
/*---------------------------------------------------------------------------*/
32 19 olivier.gi 
/* $Rev: 19 $                                                                */
33 
/* $LastChangedBy: olivier.girard $                                          */
34 
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
35 2 olivier.gi 
/*===========================================================================*/
36 
 
37 
initial
38 
   begin
39 
      $display(" ===============================================");
40 
      $display("|                 START SIMULATION              |");
41 
      $display(" ===============================================");
42 
      repeat(5) @(posedge mclk);
43 
      stimulus_done = 0;
44 
 
45 
      // ADDC (WORD MODE)
46 
      //--------------------------------------------------------
47 
      @(r15==16'h1000);
48 
 
49 
      if (r5    !==16'h9999) tb_error("====== ADD without Carry =====");
50 
      if (r6    !==16'hdddd) tb_error("====== ADD with Carry =====");
51 
      if (r7    !==16'h2221) tb_error("====== ADDC without Carry =====");
52 
      if (r8    !==16'h6666) tb_error("====== ADDC with Carry =====");
53 
 
54 
 
55 
      // ADDC.B (BYTE MODE)
56 
      //--------------------------------------------------------
57 
      @(r15==16'h2000);
58 
 
59 
      if (r5    !==16'h0099) tb_error("====== ADD.B  without Carry =====");
60 
      if (r6    !==16'h00dd) tb_error("====== ADD.B  with Carry =====");
61 
      if (r7    !==16'h0021) tb_error("====== ADDC.B without Carry =====");
62 
      if (r8    !==16'h0066) tb_error("====== ADDC.B with Carry =====");
63 
 
64 
 
65 
      // ADDC (WORD MODE): Check Flags
66 
      //--------------------------------------------------------
67 
 
68 
      @(r15==16'h3000);
69 
      if (r2    !==16'h0000) tb_error("====== ADDC FLAG: Flag   check error: V=0, N=0, Z=0, C=0 =====");
70 
      if (r5    !==16'h0999) tb_error("====== ADDC FLAG: Result check error: V=0, N=0, Z=0, C=0 =====");
71 
 
72 
      @(r15==16'h3001);
73 
      if (r2    !==16'h0001) tb_error("====== ADDC FLAG: Flag   check error: V=0, N=0, Z=0, C=1 =====");
74 
      if (r5    !==16'h0001) tb_error("====== ADDC FLAG: Result check error: V=0, N=0, Z=0, C=1 =====");
75 
 
76 
      @(r15==16'h3002);
77 
      if (r2    !==16'h0002) tb_error("====== ADDC FLAG: Flag   check error: V=0, N=0, Z=1, C=0 =====");
78 
      if (r5    !==16'h0000) tb_error("====== ADDC FLAG: Result check error: V=0, N=0, Z=1, C=0 =====");
79 
 
80 
      @(r15==16'h3003);
81 
      if (r2    !==16'h0004) tb_error("====== ADDC FLAG: Flag   check error: V=0, N=1, Z=0, C=0 =====");
82 
      if (r5    !==16'hff10) tb_error("====== ADDC FLAG: Result check error: V=0, N=1, Z=0, C=0 =====");
83 
 
84 
      @(r15==16'h3004);
85 
      if (r2    !==16'h0104) tb_error("====== ADDC FLAG: Flag   check error: V=1, N=1, Z=0, C=0 =====");
86 
      if (r5    !==16'h800f) tb_error("====== ADDC FLAG: Result check error: V=1, N=1, Z=0, C=0 =====");
87 
 
88 
      @(r15==16'h3005);
89 
      if (r2    !==16'h0101) tb_error("====== ADDC FLAG: Flag   check error: V=1, N=0, Z=0, C=1 =====");
90 
      if (r5    !==16'h7f00) tb_error("====== ADDC FLAG: Result check error: V=1, N=0, Z=0, C=1 =====");
91 
 
92 
 
93 
      // ADDC.B (BYTE MODE): Check Flags
94 
      //--------------------------------------------------------
95 
 
96 
      @(r15==16'h4000);
97 
      if (r2    !==16'h0000) tb_error("====== ADDC.B FLAG: Flag   check error: V=0, N=0, Z=0, C=0 =====");
98 
      if (r5    !==16'h0009) tb_error("====== ADDC.B FLAG: Result check error: V=0, N=0, Z=0, C=0 =====");
99 
 
100 
      @(r15==16'h4001);
101 
      if (r2    !==16'h0001) tb_error("====== ADDC.B FLAG: Flag   check error: V=0, N=0, Z=0, C=1 =====");
102 
      if (r5    !==16'h0001) tb_error("====== ADDC.B FLAG: Result check error: V=0, N=0, Z=0, C=1 =====");
103 
 
104 
      @(r15==16'h4002);
105 
      if (r2    !==16'h0002) tb_error("====== ADDC.B FLAG: Flag   check error: V=0, N=0, Z=1, C=0 =====");
106 
      if (r5    !==16'h0000) tb_error("====== ADDC.B FLAG: Result check error: V=0, N=0, Z=1, C=0 =====");
107 
 
108 
      @(r15==16'h4003);
109 
      if (r2    !==16'h0004) tb_error("====== ADDC.B FLAG: Flag   check error: V=0, N=1, Z=0, C=0 =====");
110 
      if (r5    !==16'h00f3) tb_error("====== ADDC.B FLAG: Result check error: V=0, N=1, Z=0, C=0 =====");
111 
 
112 
      @(r15==16'h4004);
113 
      if (r2    !==16'h0104) tb_error("====== ADDC.B FLAG: Flag   check error: V=1, N=1, Z=0, C=0 =====");
114 
      if (r5    !==16'h008f) tb_error("====== ADDC.B FLAG: Result check error: V=1, N=1, Z=0, C=0 =====");
115 
 
116 
      @(r15==16'h4005);
117 
      if (r2    !==16'h0101) tb_error("====== ADDC.B FLAG: Flag   check error: V=1, N=0, Z=0, C=1 =====");
118 
      if (r5    !==16'h007f) tb_error("====== ADDC.B FLAG: Result check error: V=1, N=0, Z=0, C=1 =====");
119 
 
120 
 
121 
      stimulus_done = 1;
122 
   end
123 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.