OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_dadd.s43] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                 TWO-OPERAND ARITHMETIC: DADD[.B] INSTRUCTION              */
25
/*---------------------------------------------------------------------------*/
26
/* Test the DADD[.B] instruction.                                            */
27
/*===========================================================================*/
28
 
29
 
30
.global main
31
 
32
main:
33
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
34
 
35
        # Test DADD without Carry bit set
36
        mov     #0x0000, r2
37
        mov     #0x0159, r4
38
        mov     #0x1078, r5
39
        dadd         r4, r5        ;# Add decimally r5+r4 (159+1078=1237)
40
 
41
        # Test DADD with Carry bit set
42
        mov     #0x0001, r2
43
        mov     #0x4999, r4
44
        mov     #0x2111, r6
45
        dadd         r4, r6        ;# Add decimally r6+r4 (4999+2111+C=7111)
46
 
47
 
48
        mov     #0x1000, r15
49
 
50
 
51
        /* -------------- TEST INSTRUCTION IN BYTE MODE ------------------- */
52
 
53
        # Test DADD.B without Carry bit set
54
        mov     #0x0000, r2
55
        mov     #0x0159, r4
56
        mov     #0x1078, r5
57
        dadd.b       r4, r5        ;# Add decimally r5+r4 (59+78=37)
58
 
59
        # Test DADD.B with Carry bit set
60
        mov     #0x0001, r2
61
        mov     #0x3149, r4
62
        mov     #0x5621, r6
63
        dadd.b       r4, r6        ;# Add decimally r6+r4 (49+21+C=71)
64
 
65
 
66
        mov     #0x2000, r15
67
 
68
 
69
        /* ------------------ TEST FLAGS IN WORD MODE ---------------------- */
70
 
71
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=0
72
        mov     #0x7995, r4        ;#
73
        mov     #0x0004, r5        ;#
74
        dadd         r4, r5        ;# Add decimally r5+r4 (7995+0004=7999)
75
        mov     #0x3000, r15
76
 
77
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
78
        mov     #0x7995, r4        ;#
79
        mov     #0x2007, r5        ;#
80
        dadd         r4, r5        ;# Add decimally r5+r4 (7995+2007=2)
81
        mov     #0x3001, r15
82
 
83
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
84
        mov     #0x7995, r4        ;#
85
        mov     #0x2005, r5        ;#
86
        dadd         r4, r5        ;# Add decimally r5+r4 (7995+2005=0)
87
        mov     #0x3002, r15
88
 
89
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
90
        mov     #0x7995, r4        ;#
91
        mov     #0x0007, r5        ;#
92
        dadd         r4, r5        ;# Add decimally r5+r4 (7995+7=8002)
93
        mov     #0x3003, r15
94
 
95
 
96
        /* ------------------ TEST FLAGS IN BYTE MODE --------------------- */
97
 
98
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=0
99
        mov     #0x4675, r4        ;#
100
        mov     #0x3104, r5        ;#
101
        dadd.b       r4, r5        ;# Add decimally r5+r4 (75+4=79)
102
        mov     #0x4000, r15
103
 
104
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
105
        mov     #0x4775, r4        ;#
106
        mov     #0x3027, r5        ;#
107
        dadd.b       r4, r5        ;# Add decimally r5+r4 (75+27=2)
108
        mov     #0x4001, r15
109
 
110
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
111
        mov     #0x4775, r4        ;#
112
        mov     #0x3125, r5        ;#
113
        dadd.b       r4, r5        ;# Add decimally r5+r4 (75+25=0)
114
        mov     #0x4002, r15
115
 
116
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
117
        mov     #0x4675, r4        ;#
118
        mov     #0x3207, r5        ;#
119
        dadd.b       r4, r5        ;# Add decimally r5+r4 (75+7=82)
120
        mov     #0x4003, r15
121
 
122
 
123
        /* ----------------------         END OF TEST        --------------- */
124
        mov      #0x5000, r15
125
end_of_test:
126
        nop
127
        br #0xffff
128
 
129
 
130
        /* ----------------------         INTERRUPT VECTORS  --------------- */
131
 
132
.section .vectors, "a"
133
.word end_of_test  ; Interrupt  0 (lowest priority)    
134
.word end_of_test  ; Interrupt  1                      
135
.word end_of_test  ; Interrupt  2                      
136
.word end_of_test  ; Interrupt  3                      
137
.word end_of_test  ; Interrupt  4                      
138
.word end_of_test  ; Interrupt  5                      
139
.word end_of_test  ; Interrupt  6                      
140
.word end_of_test  ; Interrupt  7                      
141
.word end_of_test  ; Interrupt  8                      
142
.word end_of_test  ; Interrupt  9                      
143
.word end_of_test  ; Interrupt 10                      Watchdog timer
144
.word end_of_test  ; Interrupt 11                      
145
.word end_of_test  ; Interrupt 12                      
146
.word end_of_test  ; Interrupt 13                      
147
.word end_of_test  ; Interrupt 14                      NMI
148
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.