OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_sub.s43] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                 TWO-OPERAND ARITHMETIC: SUB[.B] INSTRUCTION               */
25
/*---------------------------------------------------------------------------*/
26
/* Test the SUB[.B] instruction.                                             */
27
/*===========================================================================*/
28
 
29
 
30
.global main
31
 
32
main:
33
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
34
 
35
        # Test SUB without Carry bit set
36
        mov     #0x0000, r2
37
        mov     #0x3333, r4
38
        mov     #0x8888, r5
39
        sub          r4, r5        ;# Substract r5-r4 (0x8888-0x3333=0x5555)
40
 
41
        # Test SUB with Carry bit set
42
        mov     #0x0001, r2
43
        mov     #0x5555, r4
44
        mov     #0x9999, r6
45
        sub          r4, r6        ;# Substract r6-r4 (0x9999-0x5555=0x4444)
46
 
47
 
48
        mov     #0x1000, r15
49
 
50
 
51
        /* -------------- TEST INSTRUCTION IN BYTE MODE ------------------- */
52
 
53
        # Test SUB.B without Carry bit set
54
        mov     #0x0000, r2
55
        mov     #0x3333, r4
56
        mov     #0x8888, r5
57
        sub.b        r4, r5        ;# Substract r5-r4 (0x0088-0x0033=0x0055)
58
 
59
        # Test SUB.B with Carry bit set
60
        mov     #0x0001, r2
61
        mov     #0x5555, r4
62
        mov     #0x9999, r6
63
        sub.b        r4, r6        ;# Substract r6-r4 (0x0099-0x0055=0x0044)
64
 
65
 
66
        mov     #0x2000, r15
67
 
68
 
69
        /* ------------------ TEST FLAGS IN WORD MODE ---------------------- */
70
 
71
        mov     #0x0000, r2        ;# V=0, N=1, Z=0, C=0
72
        mov     #0x0aaa, r4        ;#
73
        mov     #0x0666, r5        ;#
74
        sub          r4, r5        ;# Substract r5-r4 (0x0666-0x0aaa=0xfbbc)
75
        mov     #0x3000, r15
76
 
77
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
78
        mov     #0x0444, r4        ;#
79
        mov     #0x0555, r5        ;#
80
        sub          r4, r5        ;# Substract r5-r4 (0x0555-0x0444=0x0111)
81
        mov     #0x3001, r15
82
 
83
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
84
        mov     #0x0333, r4        ;#
85
        mov     #0x0333, r5        ;#
86
        sub          r4, r5        ;# Substract r5-r4 (0x0333-0x0333=0x0000)
87
        mov     #0x3002, r15
88
 
89
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
90
        mov     #0x80ff, r4        ;#
91
        mov     #0x7ff0, r5        ;#
92
        sub          r4, r5        ;# Substract r5-r4 (0x7ff0-0x80ff=0xfef1)
93
        mov     #0x3003, r15
94
 
95
        mov     #0x0000, r2        ;# V=1, N=0, Z=0, C=1
96
        mov     #0x7f00, r4        ;#
97
        mov     #0x8000, r5        ;#
98
        sub          r4, r5        ;# Substract r5-r4 (0x8000-0x7f00=0x0100)
99
        mov     #0x3004, r15
100
 
101
 
102
        /* ------------------ TEST FLAGS IN BYTE MODE --------------------- */
103
 
104
        mov     #0x0000, r2        ;# V=0, N=1, Z=0, C=0
105
        mov     #0x890a, r4        ;#
106
        mov     #0x5106, r5        ;#
107
        sub.b        r4, r5        ;# Substract r5-r4 (0x0006-0x000a=0x00fc)
108
        mov     #0x4000, r15
109
 
110
        mov     #0x0000, r2        ;# V=0, N=0, Z=0, C=1
111
        mov     #0xfa04, r4        ;#
112
        mov     #0x5305, r5        ;#
113
        sub.b        r4, r5        ;# Substract r5-r4 (0x0005-0x0004=0x0001)
114
        mov     #0x4001, r15
115
 
116
        mov     #0x0000, r2        ;# V=0, N=0, Z=1, C=1
117
        mov     #0xe603, r4        ;#
118
        mov     #0x8a03, r5        ;#
119
        sub.b        r4, r5        ;# Substract r5-r4 (0x0003-0x0003=0x0000)
120
        mov     #0x4002, r15
121
 
122
        mov     #0x0000, r2        ;# V=1, N=1, Z=0, C=0
123
        mov     #0x7387, r4        ;#
124
        mov     #0x817f, r5        ;#
125
        sub.b        r4, r5        ;# Substract r5-r4 (0x007f-0x0087=0x00f8)
126
        mov     #0x4003, r15
127
 
128
        mov     #0x0000, r2        ;# V=1, N=0, Z=0, C=1
129
        mov     #0x8175, r4        ;#
130
        mov     #0x5480, r5        ;#
131
        sub.b        r4, r5        ;# Substract r5-r4 (0x0080-0x0075=0x000b)
132
        mov     #0x4004, r15
133
 
134
 
135
        /* ----------------------         END OF TEST        --------------- */
136
        mov      #0x5000, r15
137
end_of_test:
138
        nop
139
        br #0xffff
140
 
141
 
142
 
143
        /* ----------------------         INTERRUPT VECTORS  --------------- */
144
 
145
.section .vectors, "a"
146
.word end_of_test  ; Interrupt  0 (lowest priority)    
147
.word end_of_test  ; Interrupt  1                      
148
.word end_of_test  ; Interrupt  2                      
149
.word end_of_test  ; Interrupt  3                      
150
.word end_of_test  ; Interrupt  4                      
151
.word end_of_test  ; Interrupt  5                      
152
.word end_of_test  ; Interrupt  6                      
153
.word end_of_test  ; Interrupt  7                      
154
.word end_of_test  ; Interrupt  8                      
155
.word end_of_test  ; Interrupt  9                      
156
.word end_of_test  ; Interrupt 10                      Watchdog timer
157
.word end_of_test  ; Interrupt 11                      
158
.word end_of_test  ; Interrupt 12                      
159
.word end_of_test  ; Interrupt 13                      
160
.word end_of_test  ; Interrupt 14                      NMI
161
.word main         ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.