OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src-c/] [dhrystone_4mcu/] [linker.msp430-elf.x] - Blame information for rev 211

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 200 olivier.gi
/* ============================================================================ */
2
/* Copyright (c) 2014, Texas Instruments Incorporated                           */
3
/*  All rights reserved.                                                        */
4
/*                                                                              */
5
/*  Redistribution and use in source and binary forms, with or without          */
6
/*  modification, are permitted provided that the following conditions          */
7
/*  are met:                                                                    */
8
/*                                                                              */
9
/*  *  Redistributions of source code must retain the above copyright           */
10
/*     notice, this list of conditions and the following disclaimer.            */
11
/*                                                                              */
12
/*  *  Redistributions in binary form must reproduce the above copyright        */
13
/*     notice, this list of conditions and the following disclaimer in the      */
14
/*     documentation and/or other materials provided with the distribution.     */
15
/*                                                                              */
16
/*  *  Neither the name of Texas Instruments Incorporated nor the names of      */
17
/*     its contributors may be used to endorse or promote products derived      */
18
/*     from this software without specific prior written permission.            */
19
/*                                                                              */
20
/*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" */
21
/*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */
22
/*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */
23
/*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */
24
/*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */
25
/*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */
26
/*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */
27
/*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */
28
/*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */
29
/*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */
30
/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */
31
/* ============================================================================ */
32
 
33
/* This file supports MSP430F110 devices. */
34
/* Version: 1.155 */
35
/* Default linker script, for normal executables */
36
 
37
OUTPUT_ARCH(msp430)
38
ENTRY(_start)
39
 
40
MEMORY {
41
  SFR              : ORIGIN = 0x0000, LENGTH = 0x0010
42
  PERIPHERAL_8BIT  : ORIGIN = 0x0010, LENGTH = 0x00F0
43
  PERIPHERAL_16BIT : ORIGIN = 0x0100, LENGTH = 0x0100
44
  RAM              : ORIGIN = 0x0200, LENGTH = 0x2800       /* 10kB */
45
  ROM (rx)         : ORIGIN = 0x4000, LENGTH = 0xC000-0x20  /* 48kB */
46
  VECT1            : ORIGIN = 0xFFE0, LENGTH = 0x0002
47
  VECT2            : ORIGIN = 0xFFE2, LENGTH = 0x0002
48
  VECT3            : ORIGIN = 0xFFE4, LENGTH = 0x0002
49
  VECT4            : ORIGIN = 0xFFE6, LENGTH = 0x0002
50
  VECT5            : ORIGIN = 0xFFE8, LENGTH = 0x0002
51
  VECT6            : ORIGIN = 0xFFEA, LENGTH = 0x0002
52
  VECT7            : ORIGIN = 0xFFEC, LENGTH = 0x0002
53
  VECT8            : ORIGIN = 0xFFEE, LENGTH = 0x0002
54
  VECT9            : ORIGIN = 0xFFF0, LENGTH = 0x0002
55
  VECT10           : ORIGIN = 0xFFF2, LENGTH = 0x0002
56
  VECT11           : ORIGIN = 0xFFF4, LENGTH = 0x0002
57
  VECT12           : ORIGIN = 0xFFF6, LENGTH = 0x0002
58
  VECT13           : ORIGIN = 0xFFF8, LENGTH = 0x0002
59
  VECT14           : ORIGIN = 0xFFFA, LENGTH = 0x0002
60
  VECT15           : ORIGIN = 0xFFFC, LENGTH = 0x0002
61
  RESETVEC         : ORIGIN = 0xFFFE, LENGTH = 0x0002
62
}
63
 
64
SECTIONS
65
{
66
  __interrupt_vector_1   : { KEEP (*(__interrupt_vector_1 )) } > VECT1
67
  __interrupt_vector_2   : { KEEP (*(__interrupt_vector_2 )) } > VECT2
68
  __interrupt_vector_3   : { KEEP (*(__interrupt_vector_3 )) KEEP (*(__interrupt_vector_port1)) } > VECT3
69
  __interrupt_vector_4   : { KEEP (*(__interrupt_vector_4 )) KEEP (*(__interrupt_vector_port2)) } > VECT4
70
  __interrupt_vector_5   : { KEEP (*(__interrupt_vector_5 )) } > VECT5
71
  __interrupt_vector_6   : { KEEP (*(__interrupt_vector_6 )) } > VECT6
72
  __interrupt_vector_7   : { KEEP (*(__interrupt_vector_7 )) } > VECT7
73
  __interrupt_vector_8   : { KEEP (*(__interrupt_vector_8 )) } > VECT8
74
  __interrupt_vector_9   : { KEEP (*(__interrupt_vector_9 )) KEEP (*(__interrupt_vector_timera1)) } > VECT9
75
  __interrupt_vector_10  : { KEEP (*(__interrupt_vector_10)) KEEP (*(__interrupt_vector_timera0)) } > VECT10
76
  __interrupt_vector_11  : { KEEP (*(__interrupt_vector_11)) KEEP (*(__interrupt_vector_wdt)) } > VECT11
77
  __interrupt_vector_12  : { KEEP (*(__interrupt_vector_12)) } > VECT12
78
  __interrupt_vector_13  : { KEEP (*(__interrupt_vector_13)) } > VECT13
79
  __interrupt_vector_14  : { KEEP (*(__interrupt_vector_14)) } > VECT14
80
  __interrupt_vector_15  : { KEEP (*(__interrupt_vector_15)) KEEP (*(__interrupt_vector_nmi)) } > VECT15
81
  __reset_vector :
82
  {
83
    KEEP (*(__interrupt_vector_16))
84
    KEEP (*(__interrupt_vector_reset))
85
    KEEP (*(.resetvec))
86
  } > RESETVEC
87
 
88
  .rodata : {
89
    . = ALIGN(2);
90
    *(.plt)
91
    *(.rodata .rodata.* .gnu.linkonce.r.* .const .const:*)
92
    *(.rodata1)
93
    *(.eh_frame_hdr)
94
    KEEP (*(.eh_frame))
95
    KEEP (*(.gcc_except_table)) *(.gcc_except_table.*)
96
    PROVIDE (__preinit_array_start = .);
97
    KEEP (*(.preinit_array))
98
    PROVIDE (__preinit_array_end = .);
99
    PROVIDE (__init_array_start = .);
100
    KEEP (*(SORT(.init_array.*)))
101
    KEEP (*(.init_array))
102
    PROVIDE (__init_array_end = .);
103
    PROVIDE (__fini_array_start = .);
104
    KEEP (*(.fini_array))
105
    KEEP (*(SORT(.fini_array.*)))
106
    PROVIDE (__fini_array_end = .);
107
    LONG(0); /* Sentinel.  */
108
 
109
    /* gcc uses crtbegin.o to find the start of the constructors, so
110
       we make sure it is first.  Because this is a wildcard, it
111
       doesn't matter if the user does not actually link against
112
       crtbegin.o; the linker won't look for a file to match a
113
       wildcard.  The wildcard also means that it doesn't matter which
114
       directory crtbegin.o is in.  */
115
    KEEP (*crtbegin*.o(.ctors))
116
 
117
    /* We don't want to include the .ctor section from from the
118
       crtend.o file until after the sorted ctors.  The .ctor section
119
       from the crtend file contains the end of ctors marker and it
120
       must be last */
121
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .ctors))
122
    KEEP (*(SORT(.ctors.*)))
123
    KEEP (*(.ctors))
124
 
125
    KEEP (*crtbegin*.o(.dtors))
126
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .dtors))
127
    KEEP (*(SORT(.dtors.*)))
128
    KEEP (*(.dtors))
129
  } > ROM
130
 
131
  .text           :
132
  {
133
    . = ALIGN(2);
134
    PROVIDE (_start = .);
135
    KEEP (*(SORT(.crt_*)))
136
    *(.lowtext .text .stub .text.* .gnu.linkonce.t.* .text:*)
137
    KEEP (*(.text.*personality*))
138
    /* .gnu.warning sections are handled specially by elf32.em.  */
139
    *(.gnu.warning)
140
    *(.interp .hash .dynsym .dynstr .gnu.version*)
141
    PROVIDE (__etext = .);
142
    PROVIDE (_etext = .);
143
    PROVIDE (etext = .);
144
    . = ALIGN(2);
145
    KEEP (*(.init))
146
    KEEP (*(.fini))
147
    KEEP (*(.tm_clone_table))
148
  } > ROM
149
 
150
  .data : {
151
    . = ALIGN(2);
152
    PROVIDE (__datastart = .);
153
 
154
    KEEP (*(.jcr))
155
    *(.data.rel.ro.local) *(.data.rel.ro*)
156
    *(.dynamic)
157
 
158
    *(.data .data.* .gnu.linkonce.d.*)
159
    KEEP (*(.gnu.linkonce.d.*personality*))
160
    SORT(CONSTRUCTORS)
161
    *(.data1)
162
    *(.got.plt) *(.got)
163
 
164
    /* We want the small data sections together, so single-instruction offsets
165
       can access them all, and initialized data all before uninitialized, so
166
       we can shorten the on-disk segment size.  */
167
    . = ALIGN(2);
168
    *(.sdata .sdata.* .gnu.linkonce.s.* D_2 D_1)
169
 
170
    . = ALIGN(2);
171
    _edata = .;
172
    PROVIDE (edata = .);
173
    PROVIDE (__dataend = .);
174
  } > RAM AT>ROM
175
 
176
  /* Note that crt0 assumes this is a multiple of two; all the
177
     start/stop symbols are also assumed word-aligned.  */
178
  PROVIDE(__romdatastart = LOADADDR(.data));
179
  PROVIDE (__romdatacopysize = SIZEOF(.data));
180
 
181
  .bss : {
182
    . = ALIGN(2);
183
    PROVIDE (__bssstart = .);
184
    *(.dynbss)
185
    *(.sbss .sbss.*)
186
    *(.bss .bss.* .gnu.linkonce.b.*)
187
    . = ALIGN(2);
188
    *(COMMON)
189
    PROVIDE (__bssend = .);
190
  } > RAM
191
  PROVIDE (__bsssize = SIZEOF(.bss));
192
 
193
  .noinit (NOLOAD) : {
194
    . = ALIGN(2);
195
    PROVIDE (__noinit_start = .);
196
    *(.noinit)
197
    . = ALIGN(2);
198
    PROVIDE (__noinit_end = .);
199
    end = .;
200
  } > RAM
201
 
202
  .stack (ORIGIN (RAM) + LENGTH(RAM)) :
203
  {
204
    PROVIDE (__stack = .);
205
    *(.stack)
206
  }
207
 
208
  .MP430.attributes 0 :
209
  {
210
    KEEP (*(.MSP430.attributes))
211
    KEEP (*(.gnu.attributes))
212
    KEEP (*(__TI_build_attributes))
213
  }
214
 
215
  /* The rest are all not normally part of the runtime image.  */
216
 
217
  /* Stabs debugging sections.  */
218
  .stab          0 : { *(.stab) }
219
  .stabstr       0 : { *(.stabstr) }
220
  .stab.excl     0 : { *(.stab.excl) }
221
  .stab.exclstr  0 : { *(.stab.exclstr) }
222
  .stab.index    0 : { *(.stab.index) }
223
  .stab.indexstr 0 : { *(.stab.indexstr) }
224
  .comment       0 : { *(.comment) }
225
  /* DWARF debug sections.
226
     Symbols in the DWARF debugging sections are relative to the beginning
227
     of the section so we begin them at 0.  */
228
  /* DWARF 1 */
229
  .debug          0 : { *(.debug) }
230
  .line           0 : { *(.line) }
231
  /* GNU DWARF 1 extensions */
232
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
233
  .debug_sfnames  0 : { *(.debug_sfnames) }
234
  /* DWARF 1.1 and DWARF 2 */
235
  .debug_aranges  0 : { *(.debug_aranges) }
236
  .debug_pubnames 0 : { *(.debug_pubnames) }
237
  /* DWARF 2 */
238
  .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
239
  .debug_abbrev   0 : { *(.debug_abbrev) }
240 211 olivier.gi
  .debug_line     0 : { *(.debug_line .debug_line.* .debug_line_end ) }
241 200 olivier.gi
  .debug_frame    0 : { *(.debug_frame) }
242
  .debug_str      0 : { *(.debug_str) }
243
  .debug_loc      0 : { *(.debug_loc) }
244
  .debug_macinfo  0 : { *(.debug_macinfo) }
245
  /* SGI/MIPS DWARF 2 extensions */
246
  .debug_weaknames 0 : { *(.debug_weaknames) }
247
  .debug_funcnames 0 : { *(.debug_funcnames) }
248
  .debug_typenames 0 : { *(.debug_typenames) }
249
  .debug_varnames  0 : { *(.debug_varnames) }
250
  /DISCARD/ : { *(.note.GNU-stack) }
251
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.