URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [doc/] [Terasic/] [DE0_NANO_SOC/] [Demonstrations/] [FPGA/] [my_first_fpga/] [pll_sim/] [synopsys/] [vcsmx/] [synopsys_sim.setup] - Blame information for rev 221

Details | Compare with Previous | View Log


 
WORK > DEFAULT
DEFAULT:               ./libraries/work/
work:                  ./libraries/work/
altera_ver:            ./libraries/altera_ver/
lpm_ver:               ./libraries/lpm_ver/
sgate_ver:             ./libraries/sgate_ver/
altera_mf_ver:         ./libraries/altera_mf_ver/
altera_lnsim_ver:      ./libraries/altera_lnsim_ver/
cyclonev_ver:          ./libraries/cyclonev_ver/
cyclonev_hssi_ver:     ./libraries/cyclonev_hssi_ver/
cyclonev_pcie_hip_ver: ./libraries/cyclonev_pcie_hip_ver/
LIBRARY_SCAN = TRUE

Line No.	Rev	Author	Line
1	221	olivier.gi
2			`WORK > DEFAULT`
3			`DEFAULT: ./libraries/work/`
4			`work: ./libraries/work/`
5			`altera_ver: ./libraries/altera_ver/`
6			`lpm_ver: ./libraries/lpm_ver/`
7			`sgate_ver: ./libraries/sgate_ver/`
8			`altera_mf_ver: ./libraries/altera_mf_ver/`
9			`altera_lnsim_ver: ./libraries/altera_lnsim_ver/`
10			`cyclonev_ver: ./libraries/cyclonev_ver/`
11			`cyclonev_hssi_ver: ./libraries/cyclonev_hssi_ver/`
12			`cyclonev_pcie_hip_ver: ./libraries/cyclonev_pcie_hip_ver/`
13			`LIBRARY_SCAN = TRUE`

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [doc/] [Terasic/] [DE0_NANO_SOC/] [Demonstrations/] [FPGA/] [my_first_fpga/] [pll_sim/] [synopsys/] [vcsmx/] [synopsys_sim.setup] - Blame information for rev 221