OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [rtl/] [verilog/] [opengfx430/] [ogfx_reg_vram_addr.v] - Blame information for rev 221

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 221 olivier.gi 
//----------------------------------------------------------------------------
2 
// Copyright (C) 2015 Authors
3 
//
4 
// This source file may be used and distributed without restriction provided
5 
// that this copyright statement is not removed from the file and that any
6 
// derivative work contains the original copyright notice and the associated
7 
// disclaimer.
8 
//
9 
// This source file is free software; you can redistribute it and/or modify
10 
// it under the terms of the GNU Lesser General Public License as published
11 
// by the Free Software Foundation; either version 2.1 of the License, or
12 
// (at your option) any later version.
13 
//
14 
// This source is distributed in the hope that it will be useful, but WITHOUT
15 
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16 
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
17 
// License for more details.
18 
//
19 
// You should have received a copy of the GNU Lesser General Public License
20 
// along with this source; if not, write to the Free Software Foundation,
21 
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
22 
//
23 
//----------------------------------------------------------------------------
24 
//
25 
// *File Name: ogfx_calc_vram_addr.v
26 
//
27 
// *Module Description:
28 
//                      Compute next Video-Ram address
29 
//
30 
// *Author(s):
31 
//              - Olivier Girard,    olgirard@gmail.com
32 
//
33 
//----------------------------------------------------------------------------
34 
// $Rev$
35 
// $LastChangedBy$
36 
// $LastChangedDate$
37 
//----------------------------------------------------------------------------
38 
`ifdef OGFX_NO_INCLUDE
39 
`else
40 
`include "openGFX430_defines.v"
41 
`endif
42 
 
43 
module  ogfx_reg_vram_addr (
44 
 
45 
// OUTPUTs
46 
    vid_ram_addr_nxt_o,                     // Next Video-RAM address
47 
 
48 
// INPUTs
49 
    mclk,                                   // Main system clock
50 
    puc_rst,                                // Main system reset
51 
    display_width_i,                        // Display width
52 
    gfx_mode_1_bpp_i,                       // Graphic mode  1 bpp resolution
53 
    gfx_mode_2_bpp_i,                       // Graphic mode  2 bpp resolution
54 
    gfx_mode_4_bpp_i,                       // Graphic mode  4 bpp resolution
55 
    gfx_mode_8_bpp_i,                       // Graphic mode  8 bpp resolution
56 
    gfx_mode_16_bpp_i,                      // Graphic mode 16 bpp resolution
57 
    vid_ram_addr_i,                         // Video-RAM address
58 
    vid_ram_addr_init_i,                    // Video-RAM address initialization
59 
    vid_ram_addr_step_i,                    // Video-RAM address step
60 
    vid_ram_width_i,                        // Video-RAM width
61 
    vid_ram_msk_mode_i,                     // Video-RAM Mask mode enable
62 
    vid_ram_win_mode_i,                     // Video-RAM Windows mode enable
63 
    vid_ram_win_x_swap_i,                   // Video-RAM X-Swap configuration
64 
    vid_ram_win_y_swap_i,                   // Video-RAM Y-Swap configuration
65 
    vid_ram_win_cl_swap_i                   // Video-RAM CL-Swap configuration
66 
);
67 
 
68 
// OUTPUTs
69 
//=========
70 
output [`APIX_MSB:0] vid_ram_addr_nxt_o;    //  Next Video-RAM address
71 
 
72 
// INPUTs
73 
//=========
74 
input                mclk;                  // Main system clock
75 
input                puc_rst;               // Main system reset
76 
input  [`LPIX_MSB:0] display_width_i;       // Display width
77 
input                gfx_mode_1_bpp_i;      // Graphic mode  1 bpp resolution
78 
input                gfx_mode_2_bpp_i;      // Graphic mode  2 bpp resolution
79 
input                gfx_mode_4_bpp_i;      // Graphic mode  4 bpp resolution
80 
input                gfx_mode_8_bpp_i;      // Graphic mode  8 bpp resolution
81 
input                gfx_mode_16_bpp_i;     // Graphic mode 16 bpp resolution
82 
input  [`APIX_MSB:0] vid_ram_addr_i;        // Video-RAM address
83 
input                vid_ram_addr_init_i;   // Video-RAM address initialization
84 
input                vid_ram_addr_step_i;   // Video-RAM address step
85 
input  [`LPIX_MSB:0] vid_ram_width_i;       // Video-RAM width
86 
input                vid_ram_msk_mode_i;    // Video-RAM Mask mode enable
87 
input                vid_ram_win_mode_i;    // Video-RAM Windows mode enable
88 
input                vid_ram_win_x_swap_i;  // Video-RAM X-Swap configuration
89 
input                vid_ram_win_y_swap_i;  // Video-RAM Y-Swap configuration
90 
input                vid_ram_win_cl_swap_i; // Video-RAM CL-Swap configuration
91 
 
92 
 
93 
//=============================================================================
94 
// 1)  PARAMETER DECLARATION
95 
//=============================================================================
96 
reg  [`APIX_MSB:0] vid_ram_line_addr;
97 
reg  [`LPIX_MSB:0] vid_ram_column_count;
98 
 
99 
// Detect when the current line refresh is done
100 
wire               vid_ram_line_done   = vid_ram_addr_step_i & (vid_ram_column_count>=(vid_ram_width_i-{{`LPIX_MSB{1'b0}}, 1'b1}));
101 
 
102 
// Compute increment value depending on mask mode
103 
wire [`APIX_MSB:0] plus_one_val        =  {`APIX_MSB+1{gfx_mode_1_bpp_i  & ~vid_ram_msk_mode_i}} & {         {{`VRAM_MSB{1'b0}}, 1'b1}, 4'b0000} |
104 
                                          {`APIX_MSB+1{gfx_mode_2_bpp_i  & ~vid_ram_msk_mode_i}} & {1'b0,    {{`VRAM_MSB{1'b0}}, 1'b1}, 3'b000 } |
105 
                                          {`APIX_MSB+1{gfx_mode_4_bpp_i  & ~vid_ram_msk_mode_i}} & {2'b00,   {{`VRAM_MSB{1'b0}}, 1'b1}, 2'b00  } |
106 
                                          {`APIX_MSB+1{gfx_mode_8_bpp_i  & ~vid_ram_msk_mode_i}} & {3'b000,  {{`VRAM_MSB{1'b0}}, 1'b1}, 1'b0   } |
107 
                                          {`APIX_MSB+1{gfx_mode_16_bpp_i |  vid_ram_msk_mode_i}} & {4'b0000, {{`VRAM_MSB{1'b0}}, 1'b1}         } ;
108 
 
109 
// Mux between initialization value and display width
110 
wire   [`LPIX_MSB:0] vid_ram_width_mux   = vid_ram_addr_init_i ? vid_ram_width_i : display_width_i ;
111 
 
112 
// Zero extension for LINT cleanup
113 
wire [`APIX_MSB*3:0] vid_ram_width_norm  =  {{`APIX_MSB*3-`LPIX_MSB{1'b0}}, vid_ram_width_mux};
114 
 
115 
// Select base address for next calculation
116 
wire   [`APIX_MSB:0] next_base_addr      =  (vid_ram_addr_init_i | ~vid_ram_line_done | ~vid_ram_win_mode_i) ? vid_ram_addr_i :
117 
                                                                                                               vid_ram_line_addr  ;
118 
// Compute next address
119 
wire   [`APIX_MSB:0] next_addr           =   next_base_addr
120 
                                           + (vid_ram_width_norm[`APIX_MSB:0] & {`APIX_MSB+1{(~vid_ram_addr_init_i & vid_ram_win_mode_i) ? (~vid_ram_win_y_swap_i &  (vid_ram_win_cl_swap_i ^ vid_ram_line_done)) : 1'b0}})
121 
                                           - (vid_ram_width_norm[`APIX_MSB:0] & {`APIX_MSB+1{(~vid_ram_addr_init_i & vid_ram_win_mode_i) ? ( vid_ram_win_y_swap_i &  (vid_ram_win_cl_swap_i ^ vid_ram_line_done)) : 1'b0}})
122 
                                           + (plus_one_val                    & {`APIX_MSB+1{(~vid_ram_addr_init_i & vid_ram_win_mode_i) ? (~vid_ram_win_x_swap_i & ~(vid_ram_win_cl_swap_i ^ vid_ram_line_done)) : (~vid_ram_win_mode_i & ~vid_ram_addr_init_i)}})
123 
                                           - (plus_one_val                    & {`APIX_MSB+1{(~vid_ram_addr_init_i & vid_ram_win_mode_i) ? ( vid_ram_win_x_swap_i & ~(vid_ram_win_cl_swap_i ^ vid_ram_line_done)) : 1'b0}});
124 
 
125 
wire                 update_line_addr    =  (vid_ram_addr_init_i | vid_ram_line_done) & vid_ram_win_mode_i;
126 
wire                 update_pixel_addr   =   update_line_addr    | vid_ram_addr_step_i;
127 
 
128 
// Start RAM address of currentely refreshed line
129 
always @(posedge mclk or posedge puc_rst)
130 
  if (puc_rst)               vid_ram_line_addr  <=  {`APIX_MSB+1{1'b0}};
131 
  else if (update_line_addr) vid_ram_line_addr  <=  next_addr;
132 
 
133 
// Current RAM address of the currentely refreshed pixel
134 
wire [`APIX_MSB:0] vid_ram_addr_nxt_o = update_pixel_addr ? next_addr : vid_ram_addr_i;
135 
 
136 
// Count the pixel number in the current line
137 
// (used to detec the end of a line)
138 
always @(posedge mclk or posedge puc_rst)
139 
  if (puc_rst)                   vid_ram_column_count  <=  {`LPIX_MSB+1{1'b0}};
140 
  else if (vid_ram_addr_init_i)  vid_ram_column_count  <=  {`LPIX_MSB+1{1'b0}};
141 
  else if (vid_ram_line_done)    vid_ram_column_count  <=  {`LPIX_MSB+1{1'b0}};
142 
  else if (vid_ram_addr_step_i)  vid_ram_column_count  <=  vid_ram_column_count + {{`LPIX_MSB+1-5{1'b0}}, plus_one_val[4:0]};
143 
 
144 
 
145 
endmodule // ogfx_reg_vram_addr
146 
 
147 
`ifdef OGFX_NO_INCLUDE
148 
`else
149 
`include "openGFX430_undefines.v"
150 
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.