OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ChangeLog] - Blame information for rev 463

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 463 julius 
2011-01-07  Julius Baxter
2 
        * ChangeLog: Created
3 
        * include/board.h: IP config 3 changes
4 
        * reset.s: Remove flash boot options and early relocation boot code.
5 
        Added BSS clearing code.
6 
        * flash_reset.S: Added, containing all flash boot code.
7 
        * config.mk: Added different optimization options (all commented out)
8 
        * ram.ld: Add BSS symbols to help clearing.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.