OpenCores
URL https://opencores.org/ocsvn/openverifla/openverifla/trunk

Subversion Repositories openverifla

[/] [openverifla/] [trunk/] [openverifla_2.4/] [verilog/] [verifla/] [common_internal_verifla.v] - Blame information for rev 47

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 46 laurentiud
 
2
// Data input width and indentical samples bits must be multiple of 8.
3
parameter LA_DATA_INPUT_WORDLEN_BITS=16;
4
 
5
// Trigger
6
parameter LA_TRIGGER_VALUE=16'h0204,
7
                //16'h0200,
8
                //{LA_DATA_INPUT_WORDLEN_BITS{1'b0}},
9
        LA_TRIGGER_MASK=16'hffff,
10
                //16'hff00,
11
                //{{(LA_DATA_INPUT_WORDLEN_BITS - 10){1'b0}}, 2'b11, 8'h00},
12
        LA_TRACE_MASK=16'hffff;
13
                //16'hff00;
14
                //{LA_DATA_INPUT_WORDLEN_BITS{1'b1}};
15
 
16
parameter LA_IDENTICAL_SAMPLES_BITS=8;
17
parameter LA_MEM_WORDLEN_BITS=(LA_DATA_INPUT_WORDLEN_BITS+LA_IDENTICAL_SAMPLES_BITS);
18
parameter LA_MEM_WORDLEN_OCTETS=((LA_MEM_WORDLEN_BITS+7)/8);
19
parameter LA_MEM_ADDRESS_BITS=6;
20
parameter LA_MEM_FIRST_ADDR=0,
21
        LA_MEM_LAST_ADDR=((1<<LA_MEM_ADDRESS_BITS)-1);
22
 
23
parameter LA_BT_QUEUE_TAIL_ADDRESS=LA_MEM_LAST_ADDR;
24
// constraint: (LA_MEM_FIRST_ADDR + 4) <= LA_TRIGGER_MATCH_MEM_ADDR <= (LA_MEM_LAST_ADDR - 4)
25
parameter LA_TRIGGER_MATCH_MEM_ADDR=8, //((1 << LA_MEM_ADDRESS_BITS) >> 3),
26
        LA_MEM_LAST_ADDR_BEFORE_TRIGGER=(LA_TRIGGER_MATCH_MEM_ADDR-1);
27
parameter LA_MAX_SAMPLES_AFTER_TRIGGER_BITS=26,
28
    LA_MAX_SAMPLES_AFTER_TRIGGER={1'b0, {(LA_MAX_SAMPLES_AFTER_TRIGGER_BITS-1){1'b1}}};
29
 
30
// Identical samples
31
parameter LA_MAX_IDENTICAL_SAMPLES=((1 << LA_IDENTICAL_SAMPLES_BITS) - 2);
32
 
33
/*
34
Reserved mem words:
35
 LA_MEM_EMPTY_SLOT which represents an empty and not used memory slot.
36
*/
37
parameter LA_MEM_EMPTY_SLOT={LA_MEM_WORDLEN_BITS{1'b0}};
38
 
39
//`define DEBUG_LA

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.