OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [sw/] [tests/] [uboot/] [serial.h] - Blame information for rev 25

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 qaztronic
//
2
//
3
//
4
 
5
#ifndef __SERIAL_H
6
#define __SERIAL_H
7
 
8
#define FCR_FIFO_EN     0x01            /* Fifo enable */
9
#define FCR_RXSR        0x02            /* Receiver soft reset */
10
#define FCR_TXSR        0x04            /* Transmitter soft reset */
11
 
12
#define MCR_DTR         0x01
13
#define MCR_RTS         0x02
14
#define MCR_DMA_EN      0x04
15
#define MCR_TX_DFR      0x08
16
 
17
#define LCR_WLS_MSK     0x03            /* character length select mask */
18
#define LCR_WLS_5       0x00            /* 5 bit character length */
19
#define LCR_WLS_6       0x01            /* 6 bit character length */
20
#define LCR_WLS_7       0x02            /* 7 bit character length */
21
#define LCR_WLS_8       0x03            /* 8 bit character length */
22
#define LCR_STB         0x04            /* Number of stop Bits, off = 1, on = 1.5 or 2) */
23
#define LCR_PEN         0x08            /* Parity eneble */
24
#define LCR_EPS         0x10            /* Even Parity Select */
25
#define LCR_STKP        0x20            /* Stick Parity */
26
#define LCR_SBRK        0x40            /* Set Break */
27
#define LCR_BKSE        0x80            /* Bank select enable */
28
 
29
#define LSR_DR          0x01            /* Data ready */
30
#define LSR_OE          0x02            /* Overrun */
31
#define LSR_PE          0x04            /* Parity error */
32
#define LSR_FE          0x08            /* Framing error */
33
#define LSR_BI          0x10            /* Break */
34
#define LSR_THRE        0x20            /* Xmit holding register empty */
35
#define LSR_TEMT        0x40            /* Xmitter empty */
36
#define LSR_ERR         0x80            /* Error */
37
 
38
/* useful defaults for LCR */
39
#define LCR_8N1         0x03
40
 
41
 
42
void init_serial( void );
43
void NS16550_putc( char c );
44
int puts( char *s);
45
 
46
 
47
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.