OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] [or1ksim/] [README] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 cvs
 
2
What is this stuff?
3
===================
4
 
5 879 markom
This is OpenRISC 1000 architectural simulator. See the file COPYING
6
for copying permission. To contact the authors, see AUTHORS file.
7 2 cvs
 
8
This simulator loads an assembly file for one of the both architectures
9 879 markom
and it simulates the operation of instructions.
10 2 cvs
 
11
Installation
12
============
13
 
14 12 jrydberg
To compile, run the configure script and specify the target architecture.
15
Example:
16
 
17 18 lampret
  $ ./configure --target=or32
18 12 jrydberg
 
19
After that, just issue "make all" command. By default there should be no
20 2 cvs
warnings. There is no "make install". Just use it from default location
21
or copy it to your bin directory (usually something like /usr/local/bin
22
or ~/bin).
23
 
24 72 lampret
GNU Tools
25
=========
26
 
27 879 markom
Instructions how to build GNU tools can be found on www.opencores.org
28 72 lampret
 
29 2 cvs
Simulator test
30
==============
31
 
32 879 markom
Edit the sim.cfg file in order to configure your system.
33
 
34 1066 markom
Issue 'sim testbench/dhry' test simulator (testbench should be configured first).
35
See testbench/README for more details about running.
36 2 cvs
 
37 879 markom
Also run sim with --help option for list of command line options and
38
help in command mode, to list the commands.
39 54 lampret
 
40 2 cvs
OpenRISC and open cores
41
=======================
42
 
43 6 lampret
About the same idea as with GNU project except we want free and open source
44
IP (intellectual property) cores. We design open source, synthesizable
45 2 cvs
cores. OpenRISC is one such core. It is a 32-bit RISC microprocessor that
46
will run GNU/Linux.
47
For more information visit us at http://www.opencores.org.
48
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.