OpenCores
URL https://opencores.org/ocsvn/pavr/pavr/trunk

Subversion Repositories pavr

[/] [pavr/] [trunk/] [doc/] [html/] [group__pavr__hwres__dm.html] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 doru
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
2
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
3
<title>Data Memory</title>
4
<link href="doxygen.css" rel="stylesheet" type="text/css">
5
</head><body>
6
<!-- Generated by Doxygen 1.2.16 -->
7
<center>
8
<a class="qindex" href="main.html">Main Page</a> &nbsp; <a class="qindex" href="modules.html">Modules</a> &nbsp; <a class="qindex" href="pages.html">Related Pages</a> &nbsp; </center>
9
<hr><h1>Data Memory<br>
10
<small>
11
[<a class="el" href="group__pavr__hwres.html">Hardware resources</a>]</small>
12
</h1><table border=0 cellpadding=0 cellspacing=0>
13
</table>
14
<dl compact><dt><b>
15
Data Memory connectivity</b><dd>
16
<br>
17
 <div align="center">
18
<img src="pavr_hwres_dm_01.gif" alt="pavr_hwres_dm_01.gif">
19
</div>
20
<br>
21
 The Data Memory is a single port RAM. <br>
22
 That port provides both read and write DM accesses. <br>
23
 The DM is organized on bytes, and has the length set by a constant in the constants definition file (`pavr-constants.vhd'). <br>
24
 <br>
25
 </dl><dl compact><dt><b>
26
Requests to DM</b><dd>
27
Requests to access DM come only from the DACU: <br>
28
<ul>
29
<li>pavr_s5_dacu_dmrd_rq <br>
30
<li>pavr_s5_dacu_dmwr_rq <br>
31
 <br>
32
 </ul>
33
</dl><hr><address align="right"><small>Generated on Tue Dec 31 20:26:31 2002 for Pipelined AVR microcontroller by
34
<a href="http://www.doxygen.org/index.html">
35
<img src="doxygen.png" alt="doxygen" align="middle" border=0
36
width=110 height=53></a>1.2.16 </small></address>
37
</body>
38
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.