OpenCores
URL https://opencores.org/ocsvn/pci_mini/pci_mini/trunk

Subversion Repositories pci_mini

[/] [pci_mini/] [trunk/] [pci_mini-34_timing_constraints.sdc] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 ocadmin
# Synopsys, Inc. constraint file
2
# Written on Wed Apr 13 17:34:51 2011
3
# by Synplify Pro, D-2009.12A Scope Editor
4
 
5
#
6
# Collections
7
#
8
 
9
#
10
# Clocks
11
#
12
 
13
define_clock   {pciclk} -name {pciclk}  -freq 33 -clockgroup default_clkgroup_2
14
 
15
 
16
#
17
# Clock to Clock
18
#
19
 
20
 
21
#
22
# Inputs/Outputs
23
#
24
define_input_delay               {serr}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
25
define_input_delay               {perr}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
26
define_input_delay               {idsel}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
27
define_input_delay               {stop}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
28
define_input_delay               {devsel}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
29
define_input_delay               {trdy}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
30
define_input_delay               {irdy}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
31
define_input_delay               {frame}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
32
define_input_delay               {par}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
33
define_input_delay               {cbe[3:0]}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
34
define_input_delay               {AD[31:0]}  7.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
35
 
36
define_output_delay              {serr}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
37
define_output_delay              {perr}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
38
define_output_delay              {stop}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
39
define_output_delay              {devsel}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
40
define_output_delay              {trdy}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
41
define_output_delay              {par}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
42
define_output_delay              {AD[31:0]}  22.00 -improve 0.00 -route 0.00 -ref {pciclk:r}
43
 
44
 
45
#
46
# Registers
47
#
48
 
49
#
50
# Delay Paths
51
#
52
 
53
#
54
# Attributes
55
#
56
 
57
#
58
# I/O Standards
59
#
60
 
61
 
62
#
63
# Compile Points
64
#
65
 
66
#
67
# Other
68
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.