OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [BFM/] [sim/] [tests/] [tb_video_frame/] [tb_top.v] - Blame information for rev 50

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
module tb_top();
30
 
31
  // --------------------------------------------------------------------
32
  // test bench clock & reset
33
  wire clk_50mhz;
34
  wire tb_clk = clk_50mhz;
35
  wire tb_rst;
36
 
37
  tb_base #( .PERIOD(20_000) ) tb( clk_50mhz, tb_rst );
38
 
39
 
40
  // --------------------------------------------------------------------
41
  // 
42
 
43
 
44
  // --------------------------------------------------------------------
45
  // sim models
46
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 
47
  // \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
48
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   ' 
49
 
50
 
51
 
52
 
53
 
54
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   ' 
55
  // /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
56
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 
57
  // sim models 
58
  // --------------------------------------------------------------------
59
 
60
 
61
  // --------------------------------------------------------------------
62
  //  debug wires
63
 
64
 
65
 
66
  // --------------------------------------------------------------------
67
  // test
68
  the_test test( tb_clk, tb_rst );
69
 
70
  initial
71
    begin
72
 
73
      test.run_the_test();
74
 
75
      $display("^^^---------------------------------");
76
      $display("^^^ %16.t | Testbench done.", $time);
77
      $display("^^^---------------------------------");
78
 
79
      $display("^^^---------------------------------");
80
 
81
`ifdef MAKEFILE_TEST_RUN
82
      $finish();
83
`else
84
      $stop();
85
`endif
86
 
87
    end
88
 
89
endmodule
90
 
91
 
92
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.