OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [PCIe/] [sim/] [tests/] [tb_chnl_tester/] [the_test.sv] - Blame information for rev 32

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
`timescale 1ps/1ps
29
 
30
 
31
module
32
  the_test(
33
            input tb_clk,
34
            input tb_rst
35
          );
36
 
37
  // --------------------------------------------------------------------
38
  //
39
  task run_the_test;
40
 
41
    // --------------------------------------------------------------------
42
    // insert test below
43
    // --------------------------------------------------------------------
44
    $display("^^^---------------------------------");
45
    $display("^^^ %16.t | Testbench begun.\n", $time);
46
    $display("^^^---------------------------------");
47
    // --------------------------------------------------------------------
48
 
49
    // --------------------------------------------------------------------
50
    tb_top.tb.timeout_stop(50us);
51
 
52
    // --------------------------------------------------------------------
53
    wait(~tb_rst);
54
 
55
    // --------------------------------------------------------------------
56
    #200ns;
57
 
58
    // --------------------------------------------------------------------
59
    tb_top.a_h.queue_tx_random(24, 0, 1);
60
    tb_top.a_h.wait_for_tx();
61
 
62
    // --------------------------------------------------------------------
63
    #200ns;
64
 
65
    // --------------------------------------------------------------------
66
    tb_top.a_h.queue_rx(24, 0, 1);
67
 
68
    // --------------------------------------------------------------------
69
    // insert test above
70
    // --------------------------------------------------------------------
71
 
72
  endtask
73
 
74
 
75
endmodule
76
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.