OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [PCIe/] [sim/] [tests/] [tb_riffa_axis_test_pattern/] [tb_riffa_axis_test_pattern.sv] - Blame information for rev 34

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
module tb_top();
30
 
31
  // --------------------------------------------------------------------
32
  // test bench clock & reset
33
  wire clk_100mhz;
34
  wire tb_clk = clk_100mhz;
35
  wire tb_rst;
36
 
37
  tb_base #(.PERIOD(10_000)) tb(clk_100mhz, tb_rst);
38
 
39
 
40
  // --------------------------------------------------------------------
41
  //
42
  wire clk = tb_clk;
43
  wire reset;
44
  wire aclk = clk;
45
  wire aresetn = ~reset;
46
 
47
  sync_reset sync_reset_i(tb_clk, tb_rst, reset);
48
 
49
 
50
  // --------------------------------------------------------------------
51
  //
52
  import tb_riffa_axis_test_pattern_pkg::*;
53
 
54
 
55
  // --------------------------------------------------------------------
56
  //
57
  riffa_chnl_if #(.N(N)) chnl_in(.*);
58
 
59
 
60
  // --------------------------------------------------------------------
61
  //
62
  wire [31:0] tx_len = TX_L;
63
 
64
  riffa_axis_test_pattern #(.N(N))
65
    dut(.*);
66
 
67
 
68
  // --------------------------------------------------------------------
69
  // sim models
70
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
71
  // \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
72
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
73
 
74
  // --------------------------------------------------------------------
75
  //
76
  tb_riffa_axis_test_pattern_class #(.N(N)) a_h;
77
 
78
  initial
79
    a_h = new(chnl_in);
80
 
81
 
82
 
83
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
84
  // /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
85
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
86
  // sim models
87
  // --------------------------------------------------------------------
88
 
89
 
90
 
91
  // --------------------------------------------------------------------
92
  // test
93
  the_test test( tb_clk, tb_rst );
94
 
95
  initial
96
    begin
97
 
98
      test.run_the_test();
99
 
100
      $display("^^^---------------------------------");
101
      $display("^^^ %16.t | Testbench done.", $time);
102
      $display("^^^---------------------------------");
103
 
104
      $display("^^^---------------------------------");
105
 
106
      $stop();
107
 
108
    end
109
 
110
endmodule
111
 
112
 
113
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.