OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [PCIe/] [src/] [RIFFA/] [riffa_chnl_tester.sv] - Blame information for rev 42

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
module
29
  riffa_chnl_tester
30
  #(
31
    C_PCI_DATA_WIDTH // Settings from Vivado IP Generator
32
  )
33
  (
34
    riffa_chnl_if chnl_bus,
35
    input clk,  // must be same clock domain as rx_clk & tx_clk
36
    input reset // must be same clock domain as rx_clk & tx_clk
37
  );
38
 
39
  // --------------------------------------------------------------------
40
  //
41
  chnl_tester #(.C_PCI_DATA_WIDTH(C_PCI_DATA_WIDTH))
42
    chnl_tester_i
43
    (
44
      .CLK(clk),
45
      .RST(reset),    // riffa_reset includes riffa_endpoint resets
46
      // Rx interface
47
      .CHNL_RX_CLK(chnl_bus.rx_clk),
48
      .CHNL_RX(chnl_bus.rx),
49
      .CHNL_RX_ACK(chnl_bus.rx_ack),
50
      .CHNL_RX_LAST(chnl_bus.rx_last),
51
      .CHNL_RX_LEN(chnl_bus.rx_len),
52
      .CHNL_RX_OFF(chnl_bus.rx_off),
53
      .CHNL_RX_DATA(chnl_bus.rx_data),
54
      .CHNL_RX_DATA_VALID(chnl_bus.rx_data_valid),
55
      .CHNL_RX_DATA_REN(chnl_bus.rx_data_ren),
56
      // Tx interface
57
      .CHNL_TX_CLK(chnl_bus.tx_clk),
58
      .CHNL_TX(chnl_bus.tx),
59
      .CHNL_TX_ACK(chnl_bus.tx_ack),
60
      .CHNL_TX_LAST(chnl_bus.tx_last),
61
      .CHNL_TX_LEN(chnl_bus.tx_len),
62
      .CHNL_TX_OFF(chnl_bus.tx_off),
63
      .CHNL_TX_DATA(chnl_bus.tx_data),
64
      .CHNL_TX_DATA_VALID(chnl_bus.tx_data_valid),
65
      .CHNL_TX_DATA_REN(chnl_bus.tx_data_ren)
66
    );
67
 
68
// --------------------------------------------------------------------
69
//
70
endmodule
71
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.