OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [avalon_lib/] [src/] [amm_if.sv] - Blame information for rev 29

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
interface
30
  amm_if
31
  #(
32
    A = 32, // address bus width
33
    N = 8,  // data bus width in bytes
34
    B = 7   // burstcount width
35
  )
36
  (
37
    input reset,
38
    input clk
39
  );
40
 
41
        logic [(A-1):0]   address;
42
        logic             read;
43
        logic   [(8*N)-1:0] readdata;
44
        logic             write;
45
        logic   [(8*N)-1:0] writedata;
46
        logic   [N-1:0]     byteenable;
47
        logic             begintransfer;
48
        logic             waitrequest;
49
        logic             arbiterlock;
50
        logic             readdatavalid;
51
        logic   [B-1:0]     burstcount;
52
        logic               beginbursttransfer;
53
        logic               readyfordata;
54
        logic               dataavailable;
55
        logic               resetrequest;
56
 
57
 
58
// --------------------------------------------------------------------
59
//
60
 
61
endinterface
62
 
63
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.