OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_lite_lib/] [sim/] [src/] [tb_axi4_lite_register_file.sv] - Blame information for rev 29

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
module tb_top();
30
 
31
  // --------------------------------------------------------------------
32
  // test bench clock & reset
33
  wire clk_100mhz;
34
  wire tb_clk = clk_100mhz;
35
  wire tb_rst;
36
  wire aclk = tb_clk;
37
  wire aresetn = ~tb_rst;
38
 
39
  tb_base #(.PERIOD(10_000)) tb(clk_100mhz, tb_rst);
40
 
41
 
42
  // --------------------------------------------------------------------
43
  //
44
  localparam A  = 32;
45
  localparam N  = 4;
46
  localparam MW = 3;  //  mux select width
47
 
48
 
49
  // --------------------------------------------------------------------
50
  //
51
  axi4_if #(.A(A), .N(N))
52
    axi4_s(.*);
53
 
54
 
55
  // --------------------------------------------------------------------
56
  //
57
  axi4_lite_register_if #(.N(N), .MW(MW))
58
    r_if(.*);
59
 
60
  assign r_if.register_in = r_if.register_out;
61
 
62
 
63
  // --------------------------------------------------------------------
64
  //
65
  axi4_lite_register_file #(.A(A), .N(N))
66
    dut(.*);
67
 
68
 
69
  // --------------------------------------------------------------------
70
  // sim models
71
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
72
  // \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
73
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
74
 
75
  // --------------------------------------------------------------------
76
  //
77
  axi4_checker #(.A(A), .N(N), .PROTOCOL(2'b10))
78
    axi4_s_check(.axi4_in(axi4_s));
79
 
80
 
81
  // --------------------------------------------------------------------
82
  //
83
  import axi4_lite_agent_pkg::*;
84
 
85
 
86
  // --------------------------------------------------------------------
87
  //
88
  axi4_master_bfm_if #(.A(A), .N(N))
89
    tb_axi4_m(.axi4_s(axi4_s), .*);
90
 
91
 
92
  // --------------------------------------------------------------------
93
  //
94
  axi4_lite_agent_class #(.A(A), .N(N), .MW(MW)) bfm;
95
 
96
  initial
97
    bfm = new(tb_axi4_m, r_if);
98
 
99
 
100
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
101
  // /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
102
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
103
  // sim models
104
  // --------------------------------------------------------------------
105
 
106
 
107
  // --------------------------------------------------------------------
108
  //  debug wires
109
 
110
 
111
  // --------------------------------------------------------------------
112
  // test
113
  the_test test( tb_clk, tb_rst );
114
 
115
  initial
116
    begin
117
 
118
      test.run_the_test();
119
 
120
      $display("^^^---------------------------------");
121
      $display("^^^ %16.t | Testbench done.", $time);
122
      $display("^^^---------------------------------");
123
 
124
      $display("^^^---------------------------------");
125
 
126
      $stop();
127
 
128
    end
129
 
130
endmodule
131
 
132
 
133
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.