OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_lite_lib/] [src/] [axi4_lite_register_if.sv] - Blame information for rev 43

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
interface
30
  axi4_lite_register_if
31
  #(
32
    N   = 8,      //  data bus width in bytes, must be 4 or 8 for axi lite
33
    MW  = 3,      //  mux select width
34
    MI  = 2 ** MW //  mux inputs
35
  );
36
 
37
  wire  [(N*8)-1:0] register_in   [MI-1:0];
38
  reg   [(N*8)-1:0] register_out  [MI-1:0];
39 37 qaztronic
  wire              wr_en         [MI-1:0];
40 29 qaztronic
 
41
// --------------------------------------------------------------------
42
// synthesis translate_off
43
    initial
44
      a_data_bus_width: assert((N == 8) | (N == 4)) else $fatal;
45
// synthesis translate_on
46
// --------------------------------------------------------------------
47
 
48
// --------------------------------------------------------------------
49
//
50
 
51
endinterface
52
 
53
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.