OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_stream_lib/] [sim/] [tests/] [legacy/] [tb_recursive_axis_switch/] [the_test.sv] - Blame information for rev 50

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 50 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
`timescale 1ps/1ps
29
 
30
 
31
module the_test(input tb_clk, input tb_rst);
32
 
33
  // --------------------------------------------------------------------
34
  //
35
  import tb_recursive_axis_switch_pkg::*;
36
 
37
  // --------------------------------------------------------------------
38
  //
39
  int i = 0;
40
 
41
  task automatic run_the_test;
42
 
43
    // --------------------------------------------------------------------
44
    // insert test below
45
    // --------------------------------------------------------------------
46
    $display("^^^---------------------------------");
47
    $display("^^^ %16.t | Testbench begun.", $time);
48
    $display("^^^---------------------------------");
49
 
50
    // --------------------------------------------------------------------
51
    tb_top.tb.timeout_stop(2ms);
52
    wait(~tb_rst);
53
 
54
    // --------------------------------------------------------------------
55
    #1us;
56
 
57
    // // --------------------------------------------------------------------
58
    // repeat(1)tb_top.a_h.queue_frame("counting");
59
 
60
    // // --------------------------------------------------------------------
61
    // repeat(1) tb_top.a_h.queue_frame("random");
62
    // repeat(1)tb_top.a_h.queue_frame("counting");
63
    // repeat(3) tb_top.a_h.queue_frame("random");
64
    // tb_top.a_h.queue_frame("constant", 16'habba);
65
 
66
    // --------------------------------------------------------------------
67
    for(i = 0; i < SD; i++)
68
    begin
69
      force tb_top.select = i;
70
      #1us;
71
      tb_top.a_h.queue_frame("counting");
72
      #8us;
73
    end
74
 
75
    // --------------------------------------------------------------------
76
    #5us;
77
 
78
    // --------------------------------------------------------------------
79
    // insert test above
80
    // --------------------------------------------------------------------
81
 
82
  endtask
83
 
84
 
85
endmodule
86
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.