OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_stream_lib/] [src/] [axis_mux.sv] - Blame information for rev 28

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
module
29
  axis_mux
30
  #(
31
    N = 8,          // data bus width in bytes
32
    I = 1,          // TID width
33
    D = 1,          // TDEST width
34
    U = 1,          // TUSER width
35
    USE_TSTRB = 0,  //  set to 1 to enable, 0 to disable
36
    USE_TKEEP = 0   //  set to 1 to enable, 0 to disable
37
  )
38
  (
39
    input           mux_select,
40
    axis_if.slave   axis_0_in,
41
    axis_if.slave   axis_1_in,
42
    axis_if.master  axis_out,
43
    input           axis_en,
44
    input           aclk,
45
    input           aresetn
46
  );
47
 
48
  // --------------------------------------------------------------------
49
  //
50
  axis_if #(.N(N), .I(I), .D(D), .U(U))
51
    axis_mux_out(.*);
52
 
53
  assign axis_0_in.tready = mux_select ? 0                    : axis_mux_out.tready;
54
  assign axis_1_in.tready = mux_select ? axis_mux_out.tready  : 0;
55
 
56
  assign axis_mux_out.tvalid = mux_select ? axis_1_in.tvalid : axis_0_in.tvalid;
57
  assign axis_mux_out.tdata  = mux_select ? axis_1_in.tdata  : axis_0_in.tdata;
58
  assign axis_mux_out.tstrb  = mux_select ? axis_1_in.tstrb  : axis_0_in.tstrb;
59
  assign axis_mux_out.tkeep  = mux_select ? axis_1_in.tkeep  : axis_0_in.tkeep;
60
  assign axis_mux_out.tlast  = mux_select ? axis_1_in.tlast  : axis_0_in.tlast;
61
  assign axis_mux_out.tid    = mux_select ? axis_1_in.tid    : axis_0_in.tid;
62
  assign axis_mux_out.tdest  = mux_select ? axis_1_in.tdest  : axis_0_in.tdest;
63
  assign axis_mux_out.tuser  = mux_select ? axis_1_in.tuser  : axis_0_in.tuser;
64
 
65
 
66
  // --------------------------------------------------------------------
67
  //
68
  axis_register_slice
69
    #(
70
      .N(N),
71
      .I(I),
72
      .D(D),
73
      .U(U),
74
      .USE_TSTRB(USE_TSTRB),
75
      .USE_TKEEP(USE_TKEEP)
76
    )
77
    axis_register_slice_i
78
    (
79
      .axis_in(axis_mux_out), //  .slave
80
      .axis_out(axis_out),    //  .master
81
      .*
82
    );
83
 
84
 
85
  // --------------------------------------------------------------------
86
  //
87
 
88
 
89
endmodule
90
 
91
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.