OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [basal/] [sim/] [tests/] [tb_tiny_sync_fifo/] [tb_tiny_sync_fifo.sv] - Blame information for rev 34

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
module tb_top();
30
 
31
  // --------------------------------------------------------------------
32
  // test bench clock & reset
33
  wire clk_200mhz;
34
  wire tb_clk   = clk_200mhz;
35
  wire tb_rst;
36
  wire aclk     = tb_clk;
37
  wire aresetn  = ~tb_rst;
38
 
39
  tb_base #(.PERIOD(5_000)) tb(clk_200mhz, tb_rst);
40
 
41
  // wire clk_100mhz;
42
  // tb_clk #(.PERIOD(10_000)) tb_100mhz_clk(clk_100mhz);
43
 
44
 
45
  // --------------------------------------------------------------------
46
  //
47
  localparam W = 8;
48
 
49
  fifo_write_if #(.W(W)) source(clk_200mhz, tb_rst);
50
  fifo_read_if  #(.W(W)) sink(clk_200mhz, tb_rst);
51
 
52
 
53
  // --------------------------------------------------------------------
54
  //
55
  tiny_sync_fifo
56
    dut(.*);
57
 
58
 
59
  // --------------------------------------------------------------------
60
  // sim models
61
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
62
  // \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
63
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
64
 
65
  // --------------------------------------------------------------------
66
  //
67
  // import fifo_bfm_pkg::*;
68
 
69
  // fifo_bfm_class bfm = new(source, sink);
70
 
71
  // initial
72
    // bfm.init("", BOTH);
73
 
74
 
75
  // --------------------------------------------------------------------
76
  //
77
  import fifo_agent_pkg::*;
78
 
79
  fifo_agent_class bfm = new(source, sink);
80
 
81
  initial
82
  begin
83
    bfm.init();
84
    bfm.start_q();
85
  end
86
 
87
 
88
 
89
  //  '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '   '
90
  // /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
91
  //  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
92
  // sim models
93
  // --------------------------------------------------------------------
94
 
95
 
96
  // --------------------------------------------------------------------
97
  //  debug wires
98
 
99
 
100
  // --------------------------------------------------------------------
101
  // test
102
  the_test test( tb_clk, tb_rst );
103
 
104
  initial
105
    begin
106
 
107
      test.run_the_test();
108
 
109
      $display("^^^---------------------------------");
110
      $display("^^^ %16.t | Testbench done.", $time);
111
      $display("^^^---------------------------------");
112
 
113
      $display("^^^---------------------------------");
114
 
115
      $stop();
116
 
117
    end
118
 
119
endmodule
120
 
121
 
122
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.