OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [camera_link/] [src/] [camera_link_if.sv] - Blame information for rev 27

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2015 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
interface
30
  camera_link_if
31
  (
32
    input       reset,
33
    input       clk_7x,
34
    input       clk
35
  );
36
    wire        frame_valid;
37
    wire        line_valid;
38
    wire        data_valid;
39
 
40
    wire [7:0]  port_a;
41
    wire [7:0]  port_b;
42
    wire [7:0]  port_c;
43
    wire [7:0]  port_d;
44
    wire [7:0]  port_e;
45
    wire [7:0]  port_f;
46
    wire [7:0]  port_g;
47
    wire [7:0]  port_h;
48
 
49
 
50
  // --------------------------------------------------------------------
51
  //
52
  default clocking cb @(posedge clk iff ~reset);
53
    input   reset;
54
    input   clk;
55
    inout   port_a;
56
    inout   port_b;
57
    inout   port_c;
58
    inout   port_d;
59
    inout   port_e;
60
    inout   port_f;
61
    inout   port_g;
62
    inout   port_h;
63
  endclocking
64
 
65
 
66
  // --------------------------------------------------------------------
67
  //
68
  modport
69
    camera
70
    (
71
      input     reset,
72
      input     clk_7x,
73
      input     clk,
74
      output    data_valid,
75
      output    frame_valid,
76
      output    line_valid,
77
      output    port_a,
78
      output    port_b,
79
      output    port_c,
80
      output    port_d,
81
      output    port_e,
82
      output    port_f,
83
      output    port_g,
84
      output    port_h,
85
      clocking  cb
86
    );
87
 
88
 
89
  // --------------------------------------------------------------------
90
  //
91
  modport
92
    frame_grabber
93
    (
94
      input     reset,
95
      input     clk_7x,
96
      input     clk,
97
      input     data_valid,
98
      input     frame_valid,
99
      input     line_valid,
100
      input     port_a,
101
      input     port_b,
102
      input     port_c,
103
      input     port_d,
104
      input     port_e,
105
      input     port_f,
106
      input     port_g,
107
      input     port_h,
108
      clocking  cb
109
    );
110
 
111
 
112
  // --------------------------------------------------------------------
113
  //
114
 
115
 
116
endinterface
117
 
118
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.