Subversion Repositories qaz_libs

################################################################

# This is a generated script based on design: zync

#

# Though there are limitations about the generated script,

# the main purpose of this utility is to make learning

# IP Integrator Tcl commands easier.

################################################################

namespace eval _tcl {

proc get_script_folder {} {

   set script_path [file normalize [info script]]

   set script_folder [file dirname $script_path]

   return $script_folder

}

}

variable script_folder

set script_folder [_tcl::get_script_folder]

################################################################

# Check if script is running in correct Vivado version.

################################################################

set scripts_vivado_version 2016.2

set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {

   puts ""

   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1

}

################################################################

# START

################################################################

# To test this script, run the following commands from Vivado Tcl console:

# source zync_script.tcl

# If there is no project opened, this script will create a

# project, but make sure you do not have an existing project

# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]

if { $list_projs eq "" } {

   create_project project_1 myproj -part xc7z020clg484-1

   set_property BOARD_PART em.avnet.com:zed:part0:1.3 [current_project]

}

# CHANGE DESIGN NAME HERE

set design_name zync

# If you do not already have an existing IP Integrator design open,

# you can create a design using the following command:

#    create_bd_design $design_name

# Creating design if needed

set errMsg ""

set nRet 0

set cur_design [current_bd_design -quiet]

set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {

   # USE CASES:

   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."

   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {

   # USE CASES:

   #    2): Current design opened AND is empty AND names same.

   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.

   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {

      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."

      set design_name [get_property NAME $cur_design]

   }

   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {

   # USE CASES:

   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."

   set nRet 1

} elseif { [get_files -quiet ${design_name}.bd] ne "" } {

   # USE CASES: 

   #    6) Current opened design, has components, but diff names, design_name exists in project.

   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."

   set nRet 2

} else {

   # USE CASES:

   #    8) No opened design, design_name not in project.

   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."

   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {

   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}

   return $nRet

}

##################################################################

# DESIGN PROCs

##################################################################

# Procedure to create entire design; Provide argument to make

# procedure reusable. If parentCell is "", will use root.

proc create_root_design { parentCell } {

  variable script_folder

  if { $parentCell eq "" } {

     set parentCell [get_bd_cells /]

  }

  # Get object for parentCell

  set parentObj [get_bd_cells $parentCell]

  if { $parentObj == "" } {

     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}

     return

  }

  # Make sure parentObj is hier blk

  set parentType [get_property TYPE $parentObj]

  if { $parentType ne "hier" } {

     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}

     return

  }

  # Save current instance; Restore later

  set oldCurInst [current_bd_instance .]

  # Set parent object as current

  current_bd_instance $parentObj

  # Create interface ports

  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set M00_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI ]

  set_property -dict [ list \

CONFIG.ADDR_WIDTH {32} \

CONFIG.DATA_WIDTH {32} \

CONFIG.NUM_READ_OUTSTANDING {8} \

CONFIG.NUM_WRITE_OUTSTANDING {8} \

CONFIG.PROTOCOL {AXI4LITE} \

 ] $M00_AXI

  # Create ports

  set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ]

  set_property -dict [ list \

CONFIG.ASSOCIATED_BUSIF {M00_AXI} \

 ] $FCLK_CLK0

  set peripheral_aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn ]

  # Create instance: axi_interconnect_0, and set properties

  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  set_property -dict [ list \

CONFIG.NUM_MI {1} \

 ] $axi_interconnect_0

  # Create instance: proc_sys_reset_0, and set properties

  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: processing_system7_0, and set properties

  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]

  set_property -dict [ list \

CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \

CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \

CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \

CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \

CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \

CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \

CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \

CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \

CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \

CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \

CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \

CONFIG.PCW_CAN0_CAN0_IO {<Select>} \

CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \

CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \

CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \

CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_CAN1_CAN1_IO {<Select>} \

CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \

CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \

CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \

CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \

CONFIG.PCW_CLK0_FREQ {100000000} \

CONFIG.PCW_CLK1_FREQ {10000000} \

CONFIG.PCW_CLK2_FREQ {10000000} \

CONFIG.PCW_CLK3_FREQ {10000000} \

CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \

CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \

CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \

CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \

CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \

CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \

CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \

CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \

CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \

CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \

CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \

CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \

CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \

CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \

CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \

CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \

CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \

CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \

CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \

CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \

CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \

CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \

CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \

CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \

CONFIG.PCW_ENET0_ENET0_IO {<Select>} \

CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \

CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} \

CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \

CONFIG.PCW_ENET0_RESET_ENABLE {0} \

CONFIG.PCW_ENET0_RESET_IO {<Select>} \

CONFIG.PCW_ENET1_ENET1_IO {<Select>} \

CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \

CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \

CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \

CONFIG.PCW_ENET1_RESET_ENABLE {0} \

CONFIG.PCW_ENET1_RESET_IO {<Select>} \

CONFIG.PCW_ENET_RESET_ENABLE {0} \

CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \

CONFIG.PCW_ENET_RESET_SELECT {<Select>} \

CONFIG.PCW_EN_4K_TIMER {0} \

CONFIG.PCW_EN_EMIO_TTC0 {1} \

CONFIG.PCW_EN_PTP_ENET0 {1} \

CONFIG.PCW_EN_QSPI {1} \

CONFIG.PCW_EN_SDIO0 {1} \

CONFIG.PCW_EN_TTC0 {1} \

CONFIG.PCW_EN_UART1 {1} \

CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \

CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \

CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \

CONFIG.PCW_FCLK_CLK0_BUF {true} \

CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \

CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \

CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \

CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \

CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \

CONFIG.PCW_FTM_CTI_IN0 {<Select>} \

CONFIG.PCW_FTM_CTI_IN1 {<Select>} \

CONFIG.PCW_FTM_CTI_IN2 {<Select>} \

CONFIG.PCW_FTM_CTI_IN3 {<Select>} \

CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \

CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \

CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \

CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \

CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \

CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \

CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \

CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \

CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \

CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \

CONFIG.PCW_I2C0_I2C0_IO {<Select>} \

CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_I2C0_RESET_ENABLE {0} \

CONFIG.PCW_I2C0_RESET_IO {<Select>} \

CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \

CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \

CONFIG.PCW_I2C1_I2C1_IO {<Select>} \

CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_I2C1_RESET_ENABLE {0} \

CONFIG.PCW_I2C1_RESET_IO {<Select>} \

CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \

CONFIG.PCW_I2C_RESET_ENABLE {1} \

CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \

CONFIG.PCW_I2C_RESET_SELECT {<Select>} \

CONFIG.PCW_IOPLL_CTRL_FBDIV {48} \

CONFIG.PCW_IO_IO_PLL_FREQMHZ {1600.000} \

CONFIG.PCW_MIO_0_DIRECTION {inout} \

CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_0_PULLUP {disabled} \

CONFIG.PCW_MIO_0_SLEW {slow} \

CONFIG.PCW_MIO_10_DIRECTION {inout} \

CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_10_PULLUP {disabled} \

CONFIG.PCW_MIO_10_SLEW {slow} \

CONFIG.PCW_MIO_11_DIRECTION {inout} \

CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_11_PULLUP {disabled} \

CONFIG.PCW_MIO_11_SLEW {slow} \

CONFIG.PCW_MIO_12_DIRECTION {inout} \

CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_12_PULLUP {disabled} \

CONFIG.PCW_MIO_12_SLEW {slow} \

CONFIG.PCW_MIO_13_DIRECTION {inout} \

CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_13_PULLUP {disabled} \

CONFIG.PCW_MIO_13_SLEW {slow} \

CONFIG.PCW_MIO_14_DIRECTION {inout} \

CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_14_PULLUP {disabled} \

CONFIG.PCW_MIO_14_SLEW {slow} \

CONFIG.PCW_MIO_15_DIRECTION {inout} \

CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_15_PULLUP {disabled} \

CONFIG.PCW_MIO_15_SLEW {slow} \

CONFIG.PCW_MIO_16_DIRECTION {inout} \

CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_16_PULLUP {disabled} \

CONFIG.PCW_MIO_16_SLEW {fast} \

CONFIG.PCW_MIO_17_DIRECTION {inout} \

CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_17_PULLUP {disabled} \

CONFIG.PCW_MIO_17_SLEW {fast} \

CONFIG.PCW_MIO_18_DIRECTION {inout} \

CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_18_PULLUP {disabled} \

CONFIG.PCW_MIO_18_SLEW {fast} \

CONFIG.PCW_MIO_19_DIRECTION {inout} \

CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_19_PULLUP {disabled} \

CONFIG.PCW_MIO_19_SLEW {fast} \

CONFIG.PCW_MIO_1_DIRECTION {out} \

CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_1_PULLUP {disabled} \

CONFIG.PCW_MIO_1_SLEW {fast} \

CONFIG.PCW_MIO_20_DIRECTION {inout} \

CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_20_PULLUP {disabled} \

CONFIG.PCW_MIO_20_SLEW {fast} \

CONFIG.PCW_MIO_21_DIRECTION {inout} \

CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_21_PULLUP {disabled} \

CONFIG.PCW_MIO_21_SLEW {fast} \

CONFIG.PCW_MIO_22_DIRECTION {inout} \

CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_22_PULLUP {disabled} \

CONFIG.PCW_MIO_22_SLEW {fast} \

CONFIG.PCW_MIO_23_DIRECTION {inout} \

CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_23_PULLUP {disabled} \

CONFIG.PCW_MIO_23_SLEW {fast} \

CONFIG.PCW_MIO_24_DIRECTION {inout} \

CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_24_PULLUP {disabled} \

CONFIG.PCW_MIO_24_SLEW {fast} \

CONFIG.PCW_MIO_25_DIRECTION {inout} \

CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_25_PULLUP {disabled} \

CONFIG.PCW_MIO_25_SLEW {fast} \

CONFIG.PCW_MIO_26_DIRECTION {inout} \

CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_26_PULLUP {disabled} \

CONFIG.PCW_MIO_26_SLEW {fast} \

CONFIG.PCW_MIO_27_DIRECTION {inout} \

CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_27_PULLUP {disabled} \

CONFIG.PCW_MIO_27_SLEW {fast} \

CONFIG.PCW_MIO_28_DIRECTION {inout} \

CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_28_PULLUP {disabled} \

CONFIG.PCW_MIO_28_SLEW {fast} \

CONFIG.PCW_MIO_29_DIRECTION {inout} \

CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_29_PULLUP {disabled} \

CONFIG.PCW_MIO_29_SLEW {fast} \

CONFIG.PCW_MIO_2_DIRECTION {inout} \

CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_2_PULLUP {disabled} \

CONFIG.PCW_MIO_2_SLEW {fast} \

CONFIG.PCW_MIO_30_DIRECTION {inout} \

CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_30_PULLUP {disabled} \

CONFIG.PCW_MIO_30_SLEW {fast} \

CONFIG.PCW_MIO_31_DIRECTION {inout} \

CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_31_PULLUP {disabled} \

CONFIG.PCW_MIO_31_SLEW {fast} \

CONFIG.PCW_MIO_32_DIRECTION {inout} \

CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_32_PULLUP {disabled} \

CONFIG.PCW_MIO_32_SLEW {fast} \

CONFIG.PCW_MIO_33_DIRECTION {inout} \

CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_33_PULLUP {disabled} \

CONFIG.PCW_MIO_33_SLEW {fast} \

CONFIG.PCW_MIO_34_DIRECTION {inout} \

CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_34_PULLUP {disabled} \

CONFIG.PCW_MIO_34_SLEW {fast} \

CONFIG.PCW_MIO_35_DIRECTION {inout} \

CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_35_PULLUP {disabled} \

CONFIG.PCW_MIO_35_SLEW {fast} \

CONFIG.PCW_MIO_36_DIRECTION {inout} \

CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_36_PULLUP {disabled} \

CONFIG.PCW_MIO_36_SLEW {fast} \

CONFIG.PCW_MIO_37_DIRECTION {inout} \

CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_37_PULLUP {disabled} \

CONFIG.PCW_MIO_37_SLEW {fast} \

CONFIG.PCW_MIO_38_DIRECTION {inout} \

CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_38_PULLUP {disabled} \

CONFIG.PCW_MIO_38_SLEW {fast} \

CONFIG.PCW_MIO_39_DIRECTION {inout} \

CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_39_PULLUP {disabled} \

CONFIG.PCW_MIO_39_SLEW {fast} \

CONFIG.PCW_MIO_3_DIRECTION {inout} \

CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_3_PULLUP {disabled} \

CONFIG.PCW_MIO_3_SLEW {fast} \

CONFIG.PCW_MIO_40_DIRECTION {inout} \

CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_40_PULLUP {disabled} \

CONFIG.PCW_MIO_40_SLEW {fast} \

CONFIG.PCW_MIO_41_DIRECTION {inout} \

CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_41_PULLUP {disabled} \

CONFIG.PCW_MIO_41_SLEW {fast} \

CONFIG.PCW_MIO_42_DIRECTION {inout} \

CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_42_PULLUP {disabled} \

CONFIG.PCW_MIO_42_SLEW {fast} \

CONFIG.PCW_MIO_43_DIRECTION {inout} \

CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_43_PULLUP {disabled} \

CONFIG.PCW_MIO_43_SLEW {fast} \

CONFIG.PCW_MIO_44_DIRECTION {inout} \

CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_44_PULLUP {disabled} \

CONFIG.PCW_MIO_44_SLEW {fast} \

CONFIG.PCW_MIO_45_DIRECTION {inout} \

CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_45_PULLUP {disabled} \

CONFIG.PCW_MIO_45_SLEW {fast} \

CONFIG.PCW_MIO_46_DIRECTION {in} \

CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_46_PULLUP {disabled} \

CONFIG.PCW_MIO_46_SLEW {slow} \

CONFIG.PCW_MIO_47_DIRECTION {in} \

CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_47_PULLUP {disabled} \

CONFIG.PCW_MIO_47_SLEW {slow} \

CONFIG.PCW_MIO_48_DIRECTION {out} \

CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_48_PULLUP {disabled} \

CONFIG.PCW_MIO_48_SLEW {slow} \

CONFIG.PCW_MIO_49_DIRECTION {in} \

CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_49_PULLUP {disabled} \

CONFIG.PCW_MIO_49_SLEW {slow} \

CONFIG.PCW_MIO_4_DIRECTION {inout} \

CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_4_PULLUP {disabled} \

CONFIG.PCW_MIO_4_SLEW {fast} \

CONFIG.PCW_MIO_50_DIRECTION {inout} \

CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_50_PULLUP {disabled} \

CONFIG.PCW_MIO_50_SLEW {slow} \

CONFIG.PCW_MIO_51_DIRECTION {inout} \

CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_51_PULLUP {disabled} \

CONFIG.PCW_MIO_51_SLEW {slow} \

CONFIG.PCW_MIO_52_DIRECTION {inout} \

CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_52_PULLUP {disabled} \

CONFIG.PCW_MIO_52_SLEW {slow} \

CONFIG.PCW_MIO_53_DIRECTION {inout} \

CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \

CONFIG.PCW_MIO_53_PULLUP {disabled} \

CONFIG.PCW_MIO_53_SLEW {slow} \

CONFIG.PCW_MIO_5_DIRECTION {inout} \

CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_5_PULLUP {disabled} \

CONFIG.PCW_MIO_5_SLEW {fast} \

CONFIG.PCW_MIO_6_DIRECTION {out} \

CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_6_PULLUP {disabled} \

CONFIG.PCW_MIO_6_SLEW {fast} \

CONFIG.PCW_MIO_7_DIRECTION {out} \

CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_7_PULLUP {disabled} \

CONFIG.PCW_MIO_7_SLEW {slow} \

CONFIG.PCW_MIO_8_DIRECTION {out} \

CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_8_PULLUP {disabled} \

CONFIG.PCW_MIO_8_SLEW {fast} \

CONFIG.PCW_MIO_9_DIRECTION {inout} \

CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \

CONFIG.PCW_MIO_9_PULLUP {disabled} \

CONFIG.PCW_MIO_9_SLEW {slow} \

CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO} \

CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]} \

CONFIG.PCW_NAND_CYCLES_T_AR {1} \

CONFIG.PCW_NAND_CYCLES_T_CLR {1} \

CONFIG.PCW_NAND_CYCLES_T_RC {2} \

CONFIG.PCW_NAND_CYCLES_T_REA {1} \

CONFIG.PCW_NAND_CYCLES_T_RR {1} \

CONFIG.PCW_NAND_CYCLES_T_WC {2} \

CONFIG.PCW_NAND_CYCLES_T_WP {1} \

CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \

CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \

CONFIG.PCW_NAND_NAND_IO {<Select>} \

CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_NOR_CS0_T_CEOE {1} \

CONFIG.PCW_NOR_CS0_T_PC {1} \

CONFIG.PCW_NOR_CS0_T_RC {2} \

CONFIG.PCW_NOR_CS0_T_TR {1} \

CONFIG.PCW_NOR_CS0_T_WC {2} \

CONFIG.PCW_NOR_CS0_T_WP {1} \

CONFIG.PCW_NOR_CS0_WE_TIME {0} \

CONFIG.PCW_NOR_CS1_T_CEOE {1} \

CONFIG.PCW_NOR_CS1_T_PC {1} \

CONFIG.PCW_NOR_CS1_T_RC {2} \

CONFIG.PCW_NOR_CS1_T_TR {1} \

CONFIG.PCW_NOR_CS1_T_WC {2} \

CONFIG.PCW_NOR_CS1_T_WP {1} \

CONFIG.PCW_NOR_CS1_WE_TIME {0} \

CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \

CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \

CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \

CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \

CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \

CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \

CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \

CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \

CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \

CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \

CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \

CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \

CONFIG.PCW_NOR_NOR_IO {<Select>} \

CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \

CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \

CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} \

CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \

CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} \

CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \

CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \

CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \

CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \

CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} \

CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \

CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} \

CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \

CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \

CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \

CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \

CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \

CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \

CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \

CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \

CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \

CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \

CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {8} \

CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \

CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \

CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \

CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \

CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \

CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \

CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \

CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \

CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \

CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \

CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \

CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \

CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \

CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \

CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {8} \

CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \

CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200.000000} \

CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \

CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \

CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \

CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \

CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \

CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \

CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \

CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \

CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \

CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \

CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \

CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \

CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \

CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \

CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \

CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_SD1_SD1_IO {<Select>} \

CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {32} \

CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \

CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \

CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \

CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \

CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \

CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \

CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \

CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \

CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \

CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_SPI0_SPI0_IO {<Select>} \

CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \

CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \

CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \

CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \

CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \

CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \

CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_SPI1_SPI1_IO {<Select>} \

CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \

CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \

CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \

CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \

CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \

CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \

CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \

CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \

CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \

CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \

CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \

CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \

CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \

CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \

CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \

CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \

CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \

CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \

CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_TRACE_TRACE_IO {<Select>} \

CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \

CONFIG.PCW_TTC0_TTC0_IO {EMIO} \

CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \

CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \

CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \

CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_TTC1_TTC1_IO {<Select>} \

CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \

CONFIG.PCW_UART0_BAUD_RATE {115200} \

CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \

CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \

CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_UART0_UART0_IO {<Select>} \

CONFIG.PCW_UART1_BAUD_RATE {115200} \

CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \

CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \

CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \

CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \

CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \

CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {32} \

CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \

CONFIG.PCW_UART_PERIPHERAL_VALID {1} \

CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \

CONFIG.PCW_UIPARAM_DDR_AL {0} \

CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \

CONFIG.PCW_UIPARAM_DDR_BL {8} \

CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \

CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \

CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \

CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \

CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \

CONFIG.PCW_UIPARAM_DDR_CL {7} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \

CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \

CONFIG.PCW_UIPARAM_DDR_CWL {6} \

CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \

CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \

CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \

CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \

CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \

CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \

CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \

CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \

CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.061} \

CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \

CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \

CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \

CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \

CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \

CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \

CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \

CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \

CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \

CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \

CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \

CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \

CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \

CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \

CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \

CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \

CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \

CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \

CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \

CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \

CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \

CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \

CONFIG.PCW_UIPARAM_DDR_T_RP {7} \

CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \

CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \

CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \