OpenCores
URL https://opencores.org/ocsvn/reed_solomon_decoder/reed_solomon_decoder/trunk

Subversion Repositories reed_solomon_decoder

[/] [reed_solomon_decoder/] [trunk/] [simulation/] [Makefile] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 vk.semicon
MODULE=RS_dec
2
TESTBENCH=${MODULE}_tb.v
3
SOURCES=$(wildcard ../rtl/*.v)
4
 
5
all: sim
6
 
7
${MODULE}.vvp: ${TESTBENCH} ${SOURCES}
8
        iverilog ${TESTBENCH} ${SOURCES} -o $@
9
 
10
sim: ${MODULE}.vvp
11
        vvp -n ${MODULE}.vvp
12
 
13
clean:
14
        rm -f a.out ${MODULE}.vvp
15
 
16
all-clean: clean
17
        rm -f *~
18
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.