OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [common/] [coreservices/] [idsugen.h] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2017 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Generic Debug Support Unit simulating interface.
6
 */
7
 
8
#ifndef __DEBUGGER_COMMON_CORESERVICES_IDSUGEN_H__
9
#define __DEBUGGER_COMMON_CORESERVICES_IDSUGEN_H__
10
 
11
#include <inttypes.h>
12
#include <iface.h>
13
 
14
namespace debugger {
15
 
16
static const char *const IFACE_DSU_GENERIC = "IDsuGeneric";
17
 
18
class IDsuGeneric : public IFace {
19
 public:
20
    IDsuGeneric() : IFace(IFACE_DSU_GENERIC) {}
21
 
22
    /** Bus utilization statistic methods */
23
    virtual void incrementRdAccess(int mst_id) = 0;
24
    virtual void incrementWrAccess(int mst_id) = 0;
25
};
26
 
27
}  // namespace debugger
28
 
29
#endif  // __DEBUGGER_COMMON_CORESERVICES_ICPUGEN_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.