OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [common/] [debug/] [debugmap.h] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2017 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Debug Support Unit (DSU) memory map.
6
 */
7
 
8
#ifndef __DEBUGGER_COMMON_DEBUG_DEBUGMAP_H__
9
#define __DEBUGGER_COMMON_DEBUG_DEBUGMAP_H__
10
 
11
#include <inttypes.h>
12
 
13
namespace debugger {
14
 
15
union GenericCpuControlType {
16
    uint64_t val;
17
    struct {
18
        uint64_t halt     : 1;
19
        uint64_t stepping : 1;
20
        uint64_t sw_breakpoint : 1;
21
        uint64_t hw_breakpoint : 1;
22
        uint64_t core_id  : 16;
23
        uint64_t rsv2     : 12;
24
        uint64_t istate   : 2;  // [33:32] icache state
25
        uint64_t rsv3     : 2;  // [35:34] 
26
        uint64_t dstate   : 2;  // [37:36] dcache state
27
        uint64_t rsv4     : 2;  // [39:38]
28
        uint64_t cstate   : 2;  // [41:40] cachetop state
29
        uint64_t rsv5     : 22;
30
    } bits;
31
};
32
 
33
}  // namespace debugger
34
 
35
#endif  // __DEBUGGER_COMMON_DEBUG_DEBUGMAP_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.