OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [gui_plugin/] [resources/] [gui.qrc] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
2
3
    images/toggle.png
4
    images/kc705_top.png
5
    images/ml605_top.png
6
    images/board_96x96.png
7
    images/gpio_96x96.png
8
    images/stepinto_96x96.png
9
    images/start_96x96.png
10
    images/pause_96x96.png
11
    images/asm_96x96.png
12
    images/cpu_96x96.png
13
    images/mem_96x96.png
14
    images/serial_96x96.png
15
    images/stack_96x96.png
16
    images/info_96x96.png
17
    images/dip_down.png
18
    images/dip_t4_l21_up.png
19
    images/led_on.png
20
    images/led_off.png
21
    images/opmap_96x96.png
22 4 sergeykhbr
    images/plot_96x96.png
23 3 sergeykhbr
24

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.