OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_regs.cpp] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
/**
2
 * @file
3
 * @copyright  Copyright 2016 GNSS Sensor Ltd. All right reserved.
4
 * @author     Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief      Read only registers values.
6
 */
7
 
8
#include "cmd_regs.h"
9
 
10
namespace debugger {
11
 
12
// Any value greater or equal than 32 + 2 (general iregs + pc + npc)
13
#define REGS_MAX 64
14
 
15
CmdRegs::CmdRegs(ITap *tap, ISocInfo *info)
16
    : ICommand ("regs", tap, info) {
17
 
18
    briefDescr_.make_string("List of Core's registers values");
19
    detailedDescr_.make_string(
20
        "Description:\n"
21
        "    Print values of CPU's registers.\n"
22
        "Return:\n"
23
        "    Dictionary if no names specified, list of int64_t otherwise.\n"
24
        "Usage:\n"
25
        "    regs\n"
26
        "    regs name1 name2 ..\n"
27
        "Example:\n"
28
        "    regs\n"
29
        "    regs a0 s0 sp\n");
30
}
31
 
32
bool CmdRegs::isValid(AttributeType *args) {
33
    if ((*args)[0u].is_equal(cmdName_.to_string()) && args->size() >= 1) {
34
        return CMD_VALID;
35
    }
36
    return CMD_INVALID;
37
}
38
 
39
void CmdRegs::exec(AttributeType *args, AttributeType *res) {
40
    if (!isValid(args)) {
41
        generateError(res, "Wrong argument list");
42
        return;
43
    }
44
 
45
    Reg64Type u;
46
    if (args->size() != 1) {
47
        res->make_list(args->size() - 1);
48
        for (unsigned i = 1; i < args->size(); i++) {
49
            const char *name = (*args)[i].to_string();
50
            tap_->read(info_->reg2addr(name), 8, u.buf);
51
            (*res)[i - 1].make_uint64(u.val);
52
        }
53
        return;
54
    }
55
 
56
    AttributeType soclst;
57
    info_->getRegsList(&soclst);
58
 
59
    struct RegsArrType {
60
        Reg64Type reg[REGS_MAX];
61
    };
62
    union CpiRegionType {
63
        RegsArrType regarr;
64
        uint8_t buf[sizeof(RegsArrType)];
65
    } t1;
66
    DsuMapType *dsu = info_->getpDsu();
67
    uint64_t addr = reinterpret_cast<uint64_t>(dsu->ureg.v.iregs);
68 4 sergeykhbr
    addr &= 0xFFFFFFFFul;
69 3 sergeykhbr
    tap_->read(addr, 8 * soclst.size(), t1.buf);
70
 
71 4 sergeykhbr
    uint64_t idx;
72 3 sergeykhbr
    res->make_dict();
73
    for (unsigned i = 0; i < soclst.size(); i++) {
74
        const char *name = soclst[i].to_string();
75 4 sergeykhbr
        if (strlen(name) == 0) {
76
            continue;
77
        }
78
        idx = (info_->reg2addr(name) - addr) / sizeof(uint64_t);
79
        (*res)[name].make_uint64(t1.regarr.reg[idx].val);
80 3 sergeykhbr
    }
81
}
82
 
83
}  // namespace debugger

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.