OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [functional_arm_gui.json] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
{
2
  'GlobalSettings':{
3
    'SimEnable':true,
4
    'GUI':true,
5
    'ScriptFile':'',
6
    'Description':'This configuration instantiates functional RISC-V model'
7
  },
8
  'Services':[
9
    {'Class':'GuiPluginClass','Instances':[
10
                {'Name':'gui0','Attr':[
11
                ['LogLevel',4],
12
                ['WidgetsConfig',{
13
                  'Serial':'port1',
14
                  'AutoComplete':'autocmd0',
15
                  'SocInfo':'info0',
16
                  'PollingMs':250,
17
                  'EventsLoopMs':10,
18
                  'RegsViewWidget':{
19
                     'RegList':[['r0'],['r1'],['r2'],['r3'],[""], ['r4'],['r5'],['r6'],['r7'],
20
                                 ['r8'],['r9'],['r10'],['r11'],[""], ['fp'],['sp'],['lr'],['pc'],
21
                                 [''],['npc'],[''],['cpsr']],
22
                     'RegWidthBytes':4,
23
                  }
24
                }],
25
                ['SocInfo','info0'],
26
                ['CommandExecutor','cmdexec0']
27
                ]}]},
28
    {'Class':'SerialDbgServiceClass','Instances':[
29
          {'Name':'uarttap','Attr':[
30
                ['LogLevel',1],
31
                ['Port','uartmst0'],
32
                ['Timeout',500]]}]},
33
    {'Class':'EdclServiceClass','Instances':[
34
          {'Name':'edcltap','Attr':[
35
                ['LogLevel',1],
36
                ['Transport','udpedcl'],
37
                ['seq_cnt',0]]}]},
38
    {'Class':'UdpServiceClass','Instances':[
39
          {'Name':'udpboard','Attr':[
40
                ['LogLevel',1],
41
                ['Timeout',0x190]]},
42
          {'Name':'udpedcl','Attr':[
43
                ['LogLevel',1],
44
                ['Timeout',0x3e8],
45
                ['HostIP','192.168.0.53'],
46
                ['BoardIP','192.168.0.51']]}]},
47
    {'Class':'TcpServerClass','Instances':[
48
          {'Name':'rpcserver','Attr':[
49
                ['LogLevel',4],
50
                ['Enable',true],
51
                ['Timeout',500],
52
                ['BlockingMode',true],
53
                ['HostIP',''],
54
                ['HostPort',8687]]}]},
55
    {'Class':'ComPortServiceClass','Instances':[
56
          {'Name':'port1','Attr':[
57
                ['LogLevel',2],
58
                ['Enable',true],
59
                ['UartSim','uart0'],
60
                ['ComPortName','COM3'],
61
                ['ComPortSpeed',115200]]}]},
62
    {'Class':'ElfReaderServiceClass','Instances':[
63
          {'Name':'loader0','Attr':[
64
                ['LogLevel',4],
65
                ['SourceProc','src0']]}]},
66
    {'Class':'ConsoleServiceClass','Instances':[
67
          {'Name':'console0','Attr':[
68
                ['LogLevel',4],
69
                ['Enable',true],
70
                ['StepQueue','core0'],
71
                ['AutoComplete','autocmd0'],
72
                ['CommandExecutor','cmdexec0'],
73
                ['DefaultLogFile','default.log'],
74
                ['Signals','gpio0'],
75
                ['InputPort','port1']]}]},
76
    {'Class':'AutoCompleterClass','Instances':[
77
          {'Name':'autocmd0','Attr':[
78
                ['LogLevel',4],
79
                ['SocInfo','info0']
80
                ['HistorySize',64],
81
                ['History',[
82
                     'csr MCPUID',
83
                     'csr MTIME',
84
                     'read 0xfffff004 128',
85
                     'loadelf helloworld',
86
                     'loadelf e:/zephyr.elf nocode',
87
                     ]]
88
                ]}]},
89
    {'Class':'CmdExecutorClass','Instances':[
90
          {'Name':'cmdexec0','Attr':[
91
                ['LogLevel',4],
92
                ['Tap','edcltap'],
93
                ['SocInfo','info0']
94
                ]}]},
95
    {'Class':'SocInfoClass','Instances':[
96
          {'Name':'info0','Attr':[
97
                ['LogLevel',4],
98
                ['DsuBaseAddress',0x80080000],
99
                ['ListRegs',[['r0',4,0x08000],
100
                             ['r1',4,0x08008],
101
                             ['r2',4,0x08010],
102
                             ['r3',4,0x08018],
103
                             ['r4',4,0x08020],
104
                             ['r5',4,0x08028],
105
                             ['r6',4,0x08030],
106
                             ['r7',4,0x08038],
107
                             ['r8',4,0x08040],
108
                             ['r9',4,0x08048],
109
                             ['r10',4,0x08050],
110
                             ['r11',4,0x08058],
111
                             ['fp',4,0x08060],
112
                             ['sp',4,0x08068],
113
                             ['lr',4,0x08070],
114
                             ['cpsr',4,0x08080],
115
                             ['pc',4,0x08100],
116
                             ['npc',4,0x08108]
117
                             ]]
118
                ]}]},
119
    {'Class':'SimplePluginClass','Instances':[
120
          {'Name':'example0','Attr':[
121
                ['LogLevel',4],
122
                ['attr1','This is test attr value']]}]},
123
    {'Class':'ArmSourceServiceClass','Instances':[
124
          {'Name':'src0','Attr':[
125
                ['LogLevel',4],
126
                ['Endianess',0, '0=LSB (x86); 1=MSB(ARM)'],
127
                ]}]},
128
    {'Class':'GrethClass','Instances':[
129
          {'Name':'greth0','Attr':[
130
                ['LogLevel',1],
131
                ['BaseAddress',0x80040000],
132
                ['Length',0x40000],
133
                ['SysBusMasterID',2,'Hardcoded in VHDL'],
134
                ['IP',0x55667788],
135
                ['MAC',0xfeedface00],
136
                ['Bus','axi0'],
137
                ['Transport','udpboard']
138
                ]}]},
139
    {'Class':'CpuCortex_FunctionalClass','Instances':[
140
          {'Name':'core0','Attr':[
141
                ['Enable',true],
142
                ['LogLevel',3],
143
                ['SysBusMasterID',0,'Used to gather Bus statistic'],
144
                ['SysBus','axi0'],
145
                ['DbgBus','dbgbus0'],
146
                ['SysBusWidthBytes',4,'Split dma transactions from CPU'],
147
                ['StackTraceSize',64,'Number of 16-bytes entries'],
148
                ['ResetVector',0x0000],
149
                ['FreqHz',60000000],
150
                ['SysBusMasterID',0],
151
                ['SourceCode','src0'],
152
                ['GenerateRegTraceFile',false,'Generate Registers modification file to compare with SystemC'],
153
                ['GenerateMemTraceFile',false,'Generate Memory access file to compare with SystemC'],
154
                ]}]},
155
    {'Class':'MemorySimClass','Instances':[
156
          {'Name':'bootrom0','Attr':[
157
                ['LogLevel',1],
158
                ['InitFile','../../../examples/bootarm/linuxbuild/bin/bootimage.hex'],
159
                ['ReadOnly',true],
160
                ['BaseAddress',0x0],
161
                ['Length',8192]
162
                ]}]},
163
    {'Class':'MemorySimClass','Instances':[
164
          {'Name':'fwimage0','Attr':[
165
                ['LogLevel',1],
166
                ['InitFile','../../../examples/dhrystone21/makefiles/bin/dhrystone21.hex'],
167
                ['ReadOnly',true],
168
                ['BaseAddress',0x00100000],
169
                ['Length',0x40000]
170
                ]}]},
171
    {'Class':'MemorySimClass','Instances':[
172
          {'Name':'sram0','Attr':[
173
                ['LogLevel',1],
174
                ['InitFile','../../../examples/dhrystone21/makefiles/bin/dhrystone21.hex'],
175
                ['ReadOnly',false],
176
                ['BaseAddress',0x10000000],
177
                ['Length',0x80000]
178
                ]}]},
179
    {'Class':'GPIOClass','Instances':[
180
          {'Name':'gpio0','Attr':[
181
                ['LogLevel',3],
182
                ['BaseAddress',0x80000000],
183
                ['Length',4096],
184
                ['DIP',0x1]
185
                ]}]},
186
    {'Class':'UARTClass','Instances':[
187
          {'Name':'uart0','Attr':[
188
                ['LogLevel',1],
189
                ['BaseAddress',0x80001000],
190
                ['Length',4096],
191
                ['IrqControl',['irqctrl0','irq1']],
192
                ['AutoTestEna',false,'Enable/Disable automatic test input via serial interface'],
193
                ['TestCases',[[22097,'s'],
194
                              [22500,'et'],
195
                              [24399,'_mo'],
196
                              [25780,'dul'],
197
                              [28999,'e s'],
198
                              [31599,'oc'],
199
                              [32599,'\r\n'],
200
                              [48599,'dhr'],
201
                              [49599,'y\r\n']]]
202
 
203
                ]}]},
204
    {'Class':'IrqControllerClass','Instances':[
205
          {'Name':'irqctrl0','Attr':[
206
                ['LogLevel',1],
207
                ['BaseAddress',0x80002000],
208
                ['Length',4096],
209
                ['CPU','core0'],
210
                ['IrqTotal',4],
211
                ['CSR_MIPI',0x783]
212
                ]}]},
213
    {'Class':'DSUClass','Instances':[
214
          {'Name':'dsu0','Attr':[
215
                ['LogLevel',1],
216
                ['BaseAddress',0x80080000],
217
                ['Length',0x20000],
218
                ['CPU','core0'],
219
                ['Bus','axi0']
220
                ]}]},
221
    {'Class':'GNSSStubClass','Instances':[
222
          {'Name':'gnss0','Attr':[
223
                ['LogLevel',1],
224
                ['BaseAddress',0x80003000],
225
                ['Length',4096],
226
                ['IrqControl',['irqctrl0','irq5']],
227
                ['ClkSource','core0']
228
                ]}]},
229
    {'Class':'RfControllerClass','Instances':[
230
          {'Name':'rfctrl0','Attr':[
231
                ['LogLevel',1],
232
                ['BaseAddress',0x80004000],
233
                ['Length',4096]
234
                ]}]},
235
    {'Class':'GPTimersClass','Instances':[
236
          {'Name':'gptmr0','Attr':[
237
                ['LogLevel',1],
238
                ['BaseAddress',0x80005000],
239
                ['Length',4096],
240
                ['IrqControl',['irqctrl0','irq3']],
241
                ['ClkSource','core0']
242
                ]}]},
243
    {'Class':'UartMstClass','Instances':[
244
          {'Name':'uartmst0','Attr':[
245
                ['LogLevel',1],
246
                ['Bus','axi0']
247
                ]}]},
248
    {'Class':'FseV2Class','Instances':[
249
          {'Name':'fsegps0','Attr':[
250
                ['LogLevel',1],
251
                ['BaseAddress',0x80008000],
252
                ['Length',4096]
253
                ]}]},
254
    {'Class':'PNPClass','Instances':[
255
          {'Name':'pnp0','Attr':[
256
                ['LogLevel',4],
257
                ['BaseAddress',0xfffff000],
258
                ['Length',4096],
259
                ['Tech',0],
260
                ['AdcDetector',0xff]
261
                ]}]},
262
    {'Class':'BusClass','Instances':[
263
          {'Name':'axi0','Attr':[
264
                ['LogLevel',3],
265
                ['DSU','dsu0'],
266
                ['MapList',['bootrom0','fwimage0','sram0','gpio0',
267
                        'uart0','irqctrl0','gnss0','gptmr0',
268
                        'pnp0','dsu0','greth0','rfctrl0','fsegps0']]
269
                ]}]},
270
    {'Class':'BusClass','Instances':[
271
          {'Name':'dbgbus0','Attr':[
272
                ['LogLevel',3],
273
                ['MapList',[['core0','pc'],
274
                            ['core0','npc'],
275
                            ['core0','status'],
276
                            ['core0','regs'],
277
                            ['core0','stepping_cnt'],
278
                            ['core0','clock_cnt'],
279
                            ['core0','executed_cnt'],
280
                            ['core0','stack_trace_cnt'],
281
                            ['core0','stack_trace_buf'],
282
                            ['core0','br_fetch_addr'],
283
                            ['core0','br_fetch_instr'],
284
                            ['core0','br_hw_add'],
285
                            ['core0','br_hw_remove'],
286
                           ]]
287
                ]}]},
288
    {'Class':'HardResetClass','Instances':[
289
          {'Name':'reset0','Attr':[
290
                ['LogLevel',4],
291
                ['ResetDevices',[
292
                                  'core0'
293
                                ]]
294
                ]}]},
295
    {'Class':'BoardSimClass','Instances':[
296
          {'Name':'boardsim','Attr':[
297
                ['LogLevel',1]
298
                ]}]}
299
  ]
300
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.