OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [boot/] [makefiles/] [makefile] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
include util.mak
2
 
3
TOP_DIR=../
4
OBJ_DIR = $(TOP_DIR)linuxbuild/obj
5
ELF_DIR = $(TOP_DIR)linuxbuild/bin
6
 
7
 
8
#-----------------------------------------------------------------------------
9
.SILENT:
10
  TEA = 2>&1 | tee _$@-comp.err
11
 
12
all: boot
13
        $(ECHO) "    All done.\n"
14
 
15
boot:
16
        $(ECHO) "    Boot rom image building started:"
17
        $(MKDIR) ./$(OBJ_DIR)
18
        $(MKDIR) ./$(ELF_DIR)
19
        make -f make_boot TOP_DIR=$(TOP_DIR) OBJ_DIR=$(OBJ_DIR) ELF_DIR=$(ELF_DIR) $@ $(TEA)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.