OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [bootarm/] [makefiles/] [makefile.bat] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
rem ---------------------------------------------------------------------------
2
 
3
set GCC_DIR=E:\fw_tools\gcc-arm-none-eabi-7-2017-q4-major-win32\bin;C:\Projects\auriga\Tools\gcc-arm-none-eabi-7-2017-q4-major-win32\bin
4
set GNU_TOOLS=E:\fw_tools\gnutools;C:\Projects\auriga\Tools\gnutools
5
 
6
set PATH=%GCC_DIR%;%GNU_TOOLS%;%PATH%
7
 
8
set TOP_DIR=..\
9
set OBJ_DIR=%TOP_DIR%linuxbuild\obj
10
set ELF_DIR=%TOP_DIR%linuxbuild\bin
11
 
12
mkdir ..\linuxbuild
13
mkdir %OBJ_DIR%
14
mkdir %ELF_DIR%
15
make -f make_boot TOP_DIR=%TOP_DIR% OBJ_DIR=%OBJ_DIR% ELF_DIR=%ELF_DIR%
16
 
17
pause
18
exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.