OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [common/] [maps/] [map_ethmac.h] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
/******************************************************************************
2
 * @file
3
 * @copyright Copyright 2015 GNSS Sensor Ltd. All right reserved.
4
 * @author    Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief     Ethernet MAC memory map.
6
******************************************************************************/
7
#ifndef __MAP_ETHERNET_H__
8
#define __MAP_ETHERNET_H__
9
 
10
#include <inttypes.h>
11
 
12
typedef struct eth_map {
13
    volatile uint32_t control;
14
    volatile uint32_t status;
15
    volatile uint64_t esa;
16
    //volatile uint32_t esa_msb;        
17
    volatile uint32_t mdio;
18
    volatile uint32_t tx_desc_p;
19
    volatile uint32_t rx_desc_p;
20
    volatile uint32_t edclip;
21
} eth_map;
22
 
23
#endif  // __MAP_ETHERNET_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.