OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [common/] [maps/] [map_irqctrl.h] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
/******************************************************************************
2
 * @file
3
 * @copyright Copyright 2015 GNSS Sensor Ltd. All right reserved.
4
 * @author    Sergey Khabarov - sergeykhbr@gmail.com
5
 * @brief     Interrupt Controller register mapping definition.
6
******************************************************************************/
7
 
8
#ifndef __MAP_IRQCTRL_H__
9
#define __MAP_IRQCTRL_H__
10
 
11
#include <inttypes.h>
12
typedef void (*IRQ_TABLE_HANDLER)(int idx, void *arg);
13
 
14
typedef struct irqctrl_map {
15
    volatile uint32_t irq_mask;     // 0x00: [RW] 1=disable; 0=enable
16
    volatile uint32_t irq_pending;  // 0x04: [RW]
17
    volatile uint32_t irq_clear;    // 0x08: [WO]
18
    volatile uint32_t irq_rise;     // 0x0C: [WO]
19
    volatile uint64_t isr_table;    // 0x10: [RW]
20
    volatile uint64_t dbg_cause;    // 0x18:
21
    volatile uint64_t dbg_epc;      // 0x20:
22
    volatile uint32_t irq_lock;     // 0x28: lock/unlock all interrupts
23
    volatile uint32_t irq_cause_idx;// 0x2c:
24
} irqctrl_map;
25
 
26
#endif  // __MAP_IRQCTRL_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.