OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [dhrystone21/] [src/] [main.cpp] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
//****************************************************************************
2
//
3
//****************************************************************************
4
#include "uart.h"
5
 
6
extern "C" int shell_cmd_soc_dhry(int argc, char *argv[]);
7
 
8
void *__gxx_personality_v0;
9
 
10
//****************************************************************************
11
int __attribute__((__section__(".text.entrypoint"))) main()
12
{
13
  int argc = 0;
14
  char *argv[1] = {0};
15
 
16
  uart_init();
17
 
18
  shell_cmd_soc_dhry(argc, argv);
19
 
20
  printf_uart("%s[%d]: End of test\n", __FUNCTION__, __LINE__);
21
 
22
  return 0;
23
}
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.