OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [isrdemo/] [src/] [main.c] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
/*****************************************************************************
2
 * @file
3
 * @author   Sergey Khabarov
4
 * @brief    Main entry function for real Firmware.
5
 * @details  This file matches to linker symbol '.text.startup' and will be
6
*            assigned to default entry point 0x10000000. See linker script.
7
 * @warning  DO NOT ADD NEW METHODS INTO THIS FILE
8
 ****************************************************************************/
9
 
10
extern void helloWorld();
11
 
12
int main() {
13
    helloWorld();
14
    return 0;
15
}
16
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.