OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [zephyr/] [_howto_build] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
1. Create folder for Zephyr OS
2
        mkdir zephyr_150
3
        cd zephyr_150
4
 
5
2. Clone repository (see https://www.zephyrproject.org/downloads)
6
        git clone https://gerrit.zephyrproject.org/r/zephyr
7
        cd zephyr
8
        git checkout tags/v1.5.0
9
 
10
3. Set environment variable:
11
        export ZEPHYR_BASE=/zephyr_150/zephyr
12
 
13
4. Copy *.diff patch to $(ZEPHYR_BASE) and apply it:
14
        cp ../../riscv_vhdl/zephyr/v1.5.0-branch.diff .
15
        git apply v1.5.0-branch.diff
16
 
17
5. Build 'shell' example and generate ROM-image for FPGA or Simulator (GCC must be installed):
18
        cd samples/shell
19
        make ARCH=riscv64 CROSS_COMPILE=/home//gnu-toolchain-rv64d/bin/riscv64-unknown-elf- BOARD=riscv_gnss 2>&1 | tee _err.log
20
        elf2raw64 outdir/zephyr.elf -h -f 262144 -l 8 -o fwimage.hex
21
 
22
6. Copy fwimage.hex into /riscv_vhdl/rocket_soc/fw_images
23
 
24
Your board is now udpated with the new firmware!
25
 
26
 
27
INFO:
28
Archives with patched Zephyr OS and others *.diff files are available here:
29
        http://gnss-sensor.com/index.php?LinkID=15

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.