OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [zephyr/] [v1.6.0-riscv64-gcc711.diff] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
diff --git a/arch/riscv64/core/swap.S b/arch/riscv64/core/swap.S
2
index b321aed..ba6f7f7 100644
3
--- a/arch/riscv64/core/swap.S
4
+++ b/arch/riscv64/core/swap.S
5
@@ -128,11 +128,11 @@ _IsrWrapper:
6
        beqz a0,_IsrExit_ending         # _get_next_ready_thread() == 0 goto ending
7
 
8
        ## Do not reschedule coop threads (threads that have negative prio)
9
-       ld s1, _thread_offset_to_prio(a0)
10
+       lw s1, _thread_offset_to_prio(a0)
11
        blt  s1,zero,_IsrExit_ending
12
 
13
        ## Do not reschedule if scheduler is locked
14
-       ld s1, _thread_offset_to_sched_locked(a0)
15
+       lw s1, _thread_offset_to_sched_locked(a0)
16
        bne s1,zero,_IsrExit_ending
17
 
18
        ## Call into the kernel to see if a scheduling decision is necessary
19
diff --git a/arch/riscv64/core/swap_macros.h b/arch/riscv64/core/swap_macros.h
20
index f520918..95a4fb3 100644
21
--- a/arch/riscv64/core/swap_macros.h
22
+++ b/arch/riscv64/core/swap_macros.h
23
@@ -19,16 +19,13 @@
24
 #ifndef _SWAP_MACROS__H_
25
 #define _SWAP_MACROS__H_
26
 
27
-#define tNANO_FIBER_OFFSET   0
28
-#define tNANO_TASK_OFFSET    8
29
 #define tNANO_CURRENT_OFFSET 16
30
 
31
 #define _kernel_offset_to_irq_stack    8
32
 #define _kernel_offset_to_current      16
33
 
34
-#define _timeout_sizeof                48
35
-#define _thread_offset_to_prio         24
36
-#define _thread_offset_to_sched_locked 32
37
+#define _thread_offset_to_prio         20
38
+#define _thread_offset_to_sched_locked 24
39
 #define _thread_offset_to_callee_saved 96  //_thread_base_sizeof+caller_saved
40
 
41
 #define _callee_saved_offset_to_key        256  //(32*sizeof(uint64_t))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.