OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [rtl/] [patches/] [T540.txt] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 sergeykhbr
     r0  = zero
2
[30] r1  =
3
[29]
4
[28] r3  = gp      Global pointer
5
[27] r4  = tp      Thread pointer
6
[26] r5  = t0      Temporaries 0 s3
7
[25] r6  = t1      Temporaries 1 s4
8
[24] r7  = t2      Temporaries 2 s5
9
[23] r8  = s0/fp   Saved register/frame pointer
10
[22] r9  = s1      Saved register 1
11
[21] r10 = a0      Function argumentes 0
12
[20] r11 = a1      Function argumentes 1
13
[19] r12 = a2      Function argumentes 2
14
[18] r13 = a3      Function argumentes 3
15
[17] r14 = a4      Function argumentes 4
16
[16] r15 =       Function argumentes 5
17
[15] r15 = a5      Function argumentes 5
18
[14] r14 = a4      Function argumentes 4
19
[13] r18 = s2      Saved register 2
20
[12] r19 = s3      Saved register 3
21
[11] r20 = s4      Saved register 4
22
[10] r21 = s5      Saved register 5
23
[9]  r22 = s6      Saved register 6
24
[8]  r23 = s7      Saved register 7
25
[7]  r24 = s8      Saved register 8
26
[6]  r25 = s9      Saved register 9
27
[5]  r26 = s10     Saved register 10
28
[4]  r27 = s11     Saved register 11
29
[3]  r28 = t3
30
[2]  r2  = sp      Stack pointer //r29 = t4
31
[1]  r1  = ra      Return address
32
[0]  r0  = zero

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.